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responsible for annealing. . . . . . . . . . . . . . . . . . . . . . . . . . 104
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SUMMARY
The development and continuous scaling of silicon-based process technologies has
enabled highly integrated mixed-signal systems and circuits that incorporate analog, high-
frequency, and digital circuit components to build cost-effective system-on-a-chip (SoC)
solutions for high-performance mixed-signal applications. While emerging applications
provide great impetus for aggressive scaling of the transistor performance, sustaining such
an effort would require extremely meticulous attention to several important factors con-
currently, such as yield, device mismatch, reliability, etc. Thus, predictive modeling of
performance and reliability for developing these mixed-signal device technologies is re-
quired to sustain continuous performance scaling at a device, circuit, and system level in
a cost-effective manner. Silicon-Germanium (SiGe) bipolar and complementary metal-
oxide-semiconductor (BiCMOS) technologies in particular are positioned as an excellent
candidate to satisfy all of these requirements. State-of-the-art SiGe BiCMOS technologies
leverage deep-submicron silicon CMOS devices with bandgap-engineered SiGe hetero-
junction bipolar transistors (HBTs) in a single process technology that is suitable for a wide
variety of high-performance, highly-integrated mixed-signal applications (e.g., system-on-
chip (SOC), system-in-package (SiP)).
The objective of this research is to investigate and gain new understanding on how SiGe
HBT device design couples with both performance scaling and reliability for mixed-signal
applications (high-frequency and analog), and using this knowledge to enhance predictive
modeling of performance and reliability for these devices. The effort is to develop a pre-
dictive device modeling methodology and simulation framework that can be used to design
new mixed-signal device technologies and assess their performance and reliability concur-
rently. Ultimately, the goal is to highlight the need for device performance and reliability
in a circuit environment, and establish best practices for practical modeling of these con-
straints. To support this objective, several specific areas were targeted to fill the existing
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gaps in knowledge. This includes developing a technology computer-aided-design (TCAD)
based integrated framework and methodology to study performance scaling and reliability
in complementary SiGe HBTs; identifying factors determining the predictive nature of the
simulated device figures-of-merit (FoM), studying the electrothermal constraints for scal-
ing SiGe HBTs on thick-film silicon-on-insulator (SOI) to understand its impact on the
DC and RF safe-operating-area (SOA) for the device, and performing reliability studies of
hot-carrier damage and annealing in npn and pnp SiGe HBT devices in an effort to gain
insight into the physical mechanisms involved and to develop fundamental understanding
to aid TCAD modeling of hot-carrier damage in these devices. These studies provide the
foundation for the bulk of this research, which addresses device-level performance and reli-
ability modeling challenges through the application of a combination of existing and novel
measurement methods; by using new device optimization strategies and modeling frame-
work within TCAD. All of these individual studies resulting from the main research tasks
are harmoniously tied together by a central theme: to develop a fundamental understanding
about how the device design factors influence both performance scaling and reliability. Fi-
nally, this work provides methods for using the developed knowledge to enable predictive
modeling of performance and reliability of SiGe HBT devices in BiCMOS technologies.
Some of the key existing challenges and knowledge gaps are addressed by analyzing and
reconciling the experimental data with simulation results.
The major contributions of this dissertation are summarized as follows:
• An improved optimization strategy and integrated TCAD framework for predictive
modeling of the performance scaling complementary SiGe HBTs is presented. This
includes the first feasibility study of a 200 GHz SiGe HBT and the first demonstration
of a complementary SiGe HBT Roadmap using TCAD. A method of optimizing
complementary SiGe HBT devices for performance matching over a range of bias
conditions is also demonstrated [1, 2].
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• The electrothermal constraints arising out of scaling vertical SiGe HBTs on thick-
film SOI, and how these constraints impact the dc and RF SOA of the device is
studied for the first time. New proposed measurement techniques are used with ex-
isting characterization techniques along with TCAD simulations to study several dc
and RF FoM for the devices, and thus providing insight into the tradeoffs for scaling
on thick-film SOI [3] [results to be submitted for publication].
• Factors influencing the predictive nature of the simulated output conductance of SiGe
HBTs, and how those change with device performance scaling are identified, and
assertions are verified through experimental results [4].
• The operative tunneling mechanisms that determine the reverse-biased emitter-base
junction tunneling current in SiGe HBTs, and how this mechanisms are dependent on
performance scaling are studied for the first time. Measurements and device simula-
tions are compared for different generations of npn and complementary SiGe device
technologies to provide insight into the predictive modeling of the tunneling current.
Reliability degradation due to hot-carriers generated by the reverse-biased tunneling
stress on the emitter-base junction and its dependence on performance scaling is also
studied for the first time [5].
• The first experimental proof for the physical mechanisms involved in the hot-carrier
induced mixed-mode stress damage of pnp SiGe HBTs is presented. The differences
in the type of hot-carrier driving the mixed-mode stress damage between npn and
pnp devices are highlighted as part of this study [6].
• Demostration of the best cryogenic performance reported till date of a ”best-of-
breed” npn SiGe HBT, and its comparison with the cryogenic performance of a pnp
from the ”best-of-breed” complementary SiGe HBT technology are presented with
insight into their implications. This work also presents the first study on cryogenic
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performance of complementary SiGe HBTs [7] [results to be submitted for publica-
tion].
• New safe-operating area construction methods are proposed to compare impact-
ionization coefficient and hot-carrier reliability of devices more generally across dif-
ferent device technologies, stress methods, degradation criteria, and device geome-
tries in an integrated way. These results have strong implications for use in the device
technology development cycle. In addition, the first experimental validation of the
reaction-diffusion (R-D) model for hot-carrier damage operative in SiGe HBTs are
presented using evidence from case studies for the annealing of hot-carrier damage




The invention of the semiconductor transistor and integrated-circuit triggered an unmatched
revolution in commercial electronics, telecommunications, and computers, which con-
tinues to date. As silicon based processing technologies for fabricating transistors and
integrated-circuits matured in the next phase, it triggered incessant device and system per-
formance scaling.
Initially, the stimulus for performance scaling was provided by their potential imple-
mentation into existing applications like radio communications, and development of new
applications like computer mainframes. However, as silicon based solid-state products
scaled and proliferated into every imaginable aspect of human life, the transistor became
an ubiquitous part of our daily life.
The silicon based semiconductor products revolutionized the world like never in the his-
tory of human civilization, specifically with the advent of scaled transistors for faster digital
applications enabling very high performance computational resources. Scaling of the sili-
con based semiconductor transistor for digital applications has continued ever since. More
recently, the learnings from digital silicon technologies have been leveraged for the scal-
ing of non-digital semiconductor technologies, like analog, mixed-signal, high-frequency
(RF and mm-wave), etc. This again has led to the proliferation and use of a wide range of
solid-state devices including bipolar transistors, CMOS transistors, MEMS devices, diodes,
integrated passives, etc. for realizing integrated systems with a wide range of functionality,
potentially on the same die or package with an ever decreasing form factor.
Development of silicon-germanium BiCMOS process has in many ways enabled the
possibility of highly-integrated system-on-chip (SoC) geared towards high-performance
mixed-signal applications. In these target applications, the circuit-level metrics are closely
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tied to device level performance and reliability metrics. Hence, a fundamental understand-
ing of the factors influencing device level performance and reliability is essential towards
improving the circuit and system level metrics. An in-depth study and analysis of device
performance and reliability would demand a strong knowledge of the fundamental phys-
ical processes operative within the device. However, the broad range of potential mixed-
signal applications and design considerations leads to the devices and circuits encounter-
ing unforeseen performance and reliability issues. These issues makes studying the SiGe
BiCMOS process technologies and the SiGe HBT devices in particular a continuous and
worthwhile research pursuit.
1.1 Research Objectives
The objective of the research presented in this dissertation is to investigate and gain new
understanding on how device design simultaneously couples with both performance scaling
and reliability for mixed-signal applications (RF and analog), and applying this developed
knowledge to enhance predictive modeling of performance and reliability for these devices.
The research targeted several specific areas to support this objective, and are listed as fol-
lows:
1. Provide an improved optimization strategy and integrated TCAD framework for predictive-
modeling of the performance scaling in complementary SiGe HBTs.
2. Identify factors affecting the predictive nature of the simulated FoM for SiGe HBTs
like the output conductance.
3. Use predictive modeling to investigate the impact of the reverse-biased emitter-base
junction tunneling currents and how that couples to performance scaling.
4. Provide insight into the operating-constraints arising out of the electrothermal effects
resulting from scaling conventional SiGe HBTs on thick-film SOI (including effects
on ac, dc characteristics and RF linearity).
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5. Present a proof for the physical mechanisms involved in the mixed-mode stress dam-
age of pnp SiGe HBTs.
6. Investigate the cryogenic performance of best-of-breed pnp SiGe HBTs in a comple-
mentary SiGe BiCMOS technology, and compare its cryogenic performance to the
best-of-breed npn device.
7. Develop methods for comparison of the npn and pnp SOA in a complementary SiGe
BiCMOS technology, and for understanding the annealing of hot-carrier damage.
The results from these studies are tied together with a overarching theme, i.e., to develop
a holistic understanding about how the device design factors influence the performance
scaling and reliability of these devices, and using this newly established knowledge towards
predictive modeling of performance scaling and reliability in mixed-signal (analog and RF)
devices for BiCMOS technologies. The presented research topics remain in the device
realm and fill some of the existing gaps in the understanding of predictive-modeling for
performance scaling and reliability. This knowledge can be leveraged by device designers
to predictively model both performance and reliability in an integrated TCAD framework
for new technology development.
1.2 Thesis Outline
The structure and organization of the thesis is as follows:
• A background of the growth of BiCMOS technologies for mixed-signal applications,
motivation for studying complementary SiGe technology, and an in depth literature
review of a priori knowledge are presented in Chapter 2.
• In Chapter 3, a new fully integrated predictive simulation framework for comple-
mentary SiGe HBT device design is introduced for the first time, and is useddd with
a device design methodology to investigate the scaling of these devices. This TCAD
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framework and methodology allows for the first time an investigation into the feasi-
bility of scaling C-SiGe HBTs up to the 200 GHz node, and is used for TCAD studies
the following chapters as well [1, 2].
• Characterization of the operating constraints resulting from electro-thermal effects of
scaling SiGe HBTs on thick-film SOI, and how it influences the SoA of the device is
presented in Chapter 4, [3].
• A study on the predictive output conductance modeling of SiGe HBTs in TCAD
based on the aforementioned simulation framework in conjunction with device mea-
surements is presented in Chapter 5 [4].
• In Chapter 6, the developed TCAD modeling framework is used to study how SiGe
HBT performance scaling influences the reverse-biased EB junction tunneling mech-
anisms. Reliability of the devices from hot-carriers generated under stress in the tun-
neling dominated regime is studied, and how it couples with scaling is highlighted at
the end. [5].
• In Chapter 7, experimental results from mixed-mode stress on pnp devices in a C-
SiGe BiCMOS technology are analyzed to provide the first experimental proof and
insight into the underlying physical mechanisms involved in the hot-carrier damage
processes, while highlighting differences with the npn devices [6].
• In Chapter 8, cryogenic performance of a best-of-breed npn SiGe HBT is presented
and compared it to that of a best-of-breed pnp SiGe HBT in a complementary SiGe
BiCMOS technology. As part of this study, a record cryogenic performance of npn
SiGe HBTs is presented [7]
• In Chapter 9, first an investigation on the methods to construct and compare the SOA
for comparing reliability of npn and pnp SiGe HBTs in a complementary SiGe BiC-
MOS technology is presented. Some new methods of SOA contruction for comparing
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device reliability are proposed. In the second part, a detailed study on the annealing
mechanisms of the hot-carrier induced damage is presented.
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CHAPTER 2
BACKGROUND AND LITERATURE REVIEW
2.1 Growth of BiCMOS Technologies
The phenomenal evolution and growth of the wireless and wireline communications in-
dustry in recent years has re-ignited the need for high performance BiCMOS (bipolar-
complementary-metal-oxide-semiconductor) technology platforms. This trend has been
driven by the fact that whereas CMOS still forms the backplane for the digital part of
mixed-signal systems, bipolar devices are better suited for implementing the high-frequency
and analog/mixed-signal (AMS) blocks. This opportunity gives the silicon-germanium
(SiGe) heterojunction bipolar transistor (HBT) an edge over its rivals, because of its fabri-
cation compatibility with conventional Si CMOS processing and its potential for extremely
high levels of performance and integration. Consequently, SiGe HBTs have seen significant
proliferation into mixed-signal applications leading to its performance scaling and evolu-
tion through multiple generations of BiCMOS technologies [8–10]. Therefore, in a way
highly-integrated, performance-constrained mixed-signal systems, geared towards system-
on-chip (SoC) and system-in-package (SiP) applications drives the need for Si-based BiC-
MOS technologies. This typically comes within the “More-than-Moore” domain as defined
by the International Technology Roadmap for Semiconductors (ITRS) [11]. Evolution of
the SiGe BiCMOS technologies can be classified into two broad categories. One driven
by npn-only bipolar devices geared primarily towards high-frequency microwave and mm-
wave applications; and the other driven by complementary bipolar devices (with both the
npn & pnp) geared primarily for high-performance analog and mixed-signal applications.
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2.2 SiGe BiCMOS Technology for Mixed-Signal Applications
The performance scaling of SiGe HBTs continues to strongly push the roadmap for ad-
vanced BiCMOS process technologies. SiGe BiCMOS platforms are making rapid in-
roads in performance-constrained mixed-signal integrated circuits across many application
domains. Sustained scaling clearly requires the successful demonstration of SiGe HBTs
with both exceptional performance and robust reliability, followed by their implementation
into various successful commercial products [8, 9].
While device designs are constrained by the challenges in fabrication technologies, the
pace of the performance roadmap development and implementation is driven by the market
economics of the target products, as expected. For example, currently the development of
high-speed npn-only BiCMOS technologies is primarily tied to emerging millimeter-wave
application markets. It is difficult to have initial estimates of the product volumes related to
these markets. Firstly, because most of these products deal with new applications, the de-
velopment of which depends on their marketing success. Secondly, because at least some if
not all of these markets may also be covered by competing CMOS and other semiconductor
technologies. In the context of these new products and applications, potential markets with
sufficient volumes alone can justify the development of new BiCMOS technologies. De-
velopment of a new BiCMOS technology in a way requires predictive estimation of device
performance and reliability to begin with, followed by the validation of reliable operation
for both the fabricated devices and their applications. In the future, other semiconductor
and new emerging device technologies (e.g., graphene) are going to become increasingly
important as competitors for SiGe BiCMOS technologies. As an example, graphene is
being recently explored for its suitability as an alternate technology for high-frequency
applications under the “More-than-Moore” domain [11].
The purpose of the research presented here encompasses several broad objectives. Firstly,
to develop and use predictive device modeling tools to design a roadmap for complemen-
tary SiGe (C-SiGe) HBTs and use it to estimate their performance and reliability metrics.
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New and existing experimental data will be used wherever possible to validate these tools
and understand their implications. Secondly, it attempts to study the feasibility and im-
plications of scaling SiGe HBTs on thick-film (TF) silicon-on-insulator (SOI) substrates.
Thirdly, this research attempts to study the fundamental mechanisms behind hot-carrier
induced degradation of C-SiGe HBTs under mixed-mode stress. Finally, cryogenic charac-
terization of the highest performance pnp SiGe HBTs available commercially is performed
and its implications for both pnp and C-SiGe HBT scaling are summarized.
2.3 Literature Review
This literature survey covers the spectrum of important history in each topic through the
cutting-edge.
2.3.1 Scaling of Complementary SiGe HBTs for Mixed-Signal Applications
Complementary bipolar technology [npn + pnp bipolar junction transistors (BJTs)] has
been long considered the “gold standard” for analog applications requiring flexibility in
designing circuits with high speed, low power, low noise, high linearity, large bandwidth,
large voltage swing, and output drive [12–15]. Introducing graded Ge into the base of
the Si BJTs to build band-gap-engineered C-SiGe HBTs can provide significant leverage
in the tradeoffs involved in designing npn and pnp BJTs with matched performance (e.g.,
comparable fT ) and reliability [16, 17]. However, the inherent minority-carrier transport
issues that stem from the Ge-induced valence-band offset and lower minority carrier mo-
bility associated with the pnp SiGe HBT device design need to be carefully addressed to
successfully scale C-SiGe HBT technology for high-frequency operation [18–25].
An earlier technology-computer aided design (TCAD) based study of C-SiGe HBTs
was limited to drift-diffusion transport models, one-dimensional (1-D) hypothetical doping
profiles, and devices with much lower peak fT and fMAX [26]. This earlier study gave no
consideration to the SiGe layer stability or the impact of simultaneously changing multiple
device parameters. The accuracy of simulated device figures-of-merit (FoM) needs to be
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compared with experimental devices to assess the predictive nature of the study. Although
there have been studies on self-heating (SH) effects in trench-isolated SiGe HBTs on SOI
(since SOI provides distinct advantages for C-SiGe scaling) [27, 28], no studies of vertical
SiGe HBTs on TF SOI substrates with a performance of peak fT > 100 GHz have been
reported yet. The main focus of performance scaling has been with the use of bulk-silicon
substrates.
There are traditional technological challenges facing the npn-only portion of the roadmap
(that focuses on the development of new npn device architectures and their consequent
integration with advanced CMOS nodes). These challenges are different from the ones
encountered by the complementary (npn + pnp) portion of the scaling roadmap. Comple-
mentary bipolar technology development focuses on control of the vertical profile of the
pnp transistors to achieve a performance comparable with the npn devices, and their subse-
quent co-integration with the npn transistors and advanced CMOS devices. These different
npn and pnp device design challenges may impact the evolution of their respective perfor-
mances such as the trade-offs between fT, fMAX and the breakdown voltages. However,
these challenges are probably not the main show-stoppers today. While device design and
fabrication challenges still exists, development and implementation of new manufacturable
BiCMOS process technologies into viable products will be driven by their market for ex-
isting and emerging applications; coupled with economy of scale.
2.3.2 Predictive TCAD Modeling of SiGe HBTs
SiGe BiCMOS technologies are now playing an increasingly significant role in high per-
formance analog and mixed-signal (AMS) applications [8,9]. Several AMS circuits require
high fT×BVCEO and β×VA products for the SiGe HBT-based building blocks. Optimization
of the relevant device FoM for any new process technology requires TCAD for successful
predictive modeling. This procedure entails careful use of the correct transport and phys-
ical models, with calibrated input parameters. Although there have been extensive studies
on the accurate TCAD-based modeling of “standard” SiGe HBT FoM such as fT, fMAX,
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and BVCEO, very few studies have focused on the output conductance or Early voltage (i.e.,
VA). Another important aspect that remains to be understood is how this TCAD modeling
challenge couples to device performance scaling.
2.3.3 Scaling SiGe HBTs on Thick-Film SOI
The critical need for an SOI-based BiCMOS platform stems from the fact that the substrate
needs to be isolated to decouple the noise generated in the digital part of the system from the
on-chip radio-frequency (RF) and analog blocks. Additionally, SOI offers benefits derived
from fully isolated devices, reduced parasitics, and reduced sensitivity to radiation-induced
single-event upset (SEU). SOI-based BiCMOS technologies further enable the integration
of complementary bipolar (npn + pnp) and CMOS on a single chip [8–10].
As SiGe HBTs continue the path of performance scaling through advanced lithography
nodes and superior process innovations, the current density (J) and the peak electric field
(E) at the device junctions during device operation continue to scale upward, leading to
increased power dissipation from Joule heating (J · E) per unit area. To make this prob-
lem more challenging, thermal resistance (RTH) of the SiGe HBTs continue to increase due
to the use of advanced electrical isolation techniques (e.g., shallow-trench isolation (STI),
deep-trench (DT), SOI) for performance scaling. These electrical isolation techniques re-
sult in increased thermal isolation. Consequently, this leads to increasing mismatch be-
tween the heat dissipation and heat conduction mechanisms, thus resulting in stronger SH
effects and increased junction temperatures (TJ) during operation of the highly-scaled SiGe
HBTs [29, 30].
TF SOI permits the use of the existing conventional vertical SiGe HBT device structure
with a selectively-implanted collector and a highly-doped sub-collector. To date there have
been several demonstrations of SiGe HBTs fabricated on SOI [31–35]; however, there are
no reported devices with both peak fT/ fMAX > 100 GHz on TF SOI. While npn SiGe HBTs
with both peak fT/ fMAX > 300 GHz performance exists on bulk-silicon, the performance
of SiGe HBTs on TF SOI needs to be scaled beyond 100 GHz and assessed for associated
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SH effects. This will provide valuable understanding about the implications of scaling the
performance of SiGe BiCMOS technologies on TF SOI. SH induced instabilities resulting
from strong ET feedback in a device have been earlier experimentally studied and analyzed
in both single and multi-finger III-V and SiGe HBTs [36–39]. However, SH effects of scal-
ing conventional SiGe HBTs on TF SOI needs to be further investigated to fully understand
the electrothermal constraints governing performance scaling of TF SOI based BiCMOS
technologies beyond the 100 GHz barrier.
2.3.4 Emitter-Base Junction Tunneling Current in SiGe HBTs
Scaling of bipolar transistors (BJTs or HBTs) requires higher doping within certain regions
of the device. High base doping, for instance, is required to prevent punch-through, lower
base resistance, and increase output impedance; whereas higher emitter doping leads to
higher emitter efficiency and lower emitter series resistance. The Ge profile in SiGe HBTs
is leveraged to partially relax some of these heavy doping requirements. However, when
the base doping exceeds a certain level, the zero-bias (ZB) emitter-base junction (EBJ)
space-charge region (SCR) narrows considerably, resulting in a sufficiently small barrier for
efficient carrier tunneling between the conduction and valence bands. The result is a non-
negligible current from direct band-to-band tunneling (BTBT) and trap-assisted tunneling
(TAT) mechanisms in low forward-bias (FB) through reverse-bias (RB) of the EBJ [40–43].
This excess tunneling current will pose a fundamental limitation on performance scaling
since it sets a lower limit on the reverse leakage and an upper limit on the achievable EBJ
breakdown voltage. These tunneling constraints clearly impact device reliability under
reverse-biased stress. BJTs and HBTs used in BiCMOS mixed-signal integrated circuits
are often subjected to EBJ reverse-biasing during normal circuit operation, which inevitably
leads to a reliability concern for long-term operation [44].
As the performance of SiGe HBTs continues to scale, the base doping can easily reach
1019 cm−3 or more in state-of-the-art devices. At these high doping levels, the ZB peak elec-
tric field (E0,peak) at the EBJ will exceed 106 V/cm; hence, the tunneling component of the
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base current (IB) under reverse-bias becomes increasingly important for such SiGe HBTs.
Both E0,peak and tunneling current of the EBJ needs to be minimized during device opti-
mization through predictive TCAD modeling of the scaled SiGe HBTs, as it significantly
impacts the device reliability related to reverse-biased stress on the EBJ [43].
Historically, multiple physical models have been proposed to incorporate tunneling
mechanisms in device TCAD simulators [40, 41, 45]. However, their effectiveness for pre-
dictive modeling of the tunneling current across multiple generations of SiGe HBT devices
has not been investigated. The quantum-mechanical nature of the basic tunneling mech-
anism makes it computationally challenging to effectively include the models in device
simulators with drift-diffusion (DD) or hydrodynamic (HD) transport models. Therefore,
it is important for any predictive device simulation framework to model this mechanism
accurately.
2.3.5 Mixed-Mode Reliability Mechanism in pnp SiGe HBTs
The availability of complementary bipolar transistors (npn + pnp) of comparable perfor-
mance and reliability within a BiCMOS process technology offers significant advantages
(e.g. high linearity, high speed, low power, large voltage swing, and output drive) when
designing high-performance analog ICs compared to npn-only technologies [8, 9]. De-
spite a historical bias for the development of npn over pnp SiGe HBTs due to the in-
herent manufacturing complexity associated with fabricating complementary devices of
comparable performance, two C-SiGe HBT BiCMOS process technologies were recently
reported [18, 19]. Mixed-mode (MM) reliability has been recently used to assess the ro-
bustness of SiGe HBTs to high-voltage and medium-to-high current stress beyond the tra-
ditional safe-operating area (SOA) of the device [46]. While extensive investigations have
been reported on the MM reliability of npn SiGe HBTs [47, 48], negligible data is avail-
able on the MM reliability of pnp SiGe HBTs [16, 17]. These recent investigations have
examined MM reliability degradation mechanisms for npn SiGe HBTs [47, 48], providing
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insight into the spatial location of the impact-ionization (I-I) induced damage inside the de-
vice structure. However, the explanation for the underlying physical mechanisms driving
the damage process still remains open.
2.3.6 Cryogenic Study of State-of-the-Art npn and pnp SiGe HBTs
Recently reported cryogenic measurements on npn SiGe HBTs and TCAD simulations
show that a viable scaling roadmap for npn SiGe HBT performance should be possible, al-
beit with associated non-trivial fabrication challenges. Due to its bandgap-engineered base,
SiGe HBT performance is well-known to be enhanced by cooling, and thus temperature
can be used as a “scaling-lever” to provide insight into the performance scaling for room
temperature operation. There have been multiple cryogenic studies to date geared towards
understanding the scaling of npn SiGe HBTs [49, 50], however similar studies have not
been performed for state-of-the-art pnp SiGe HBTs. Comparison between the cryogenic
performance scaling of state-of-the-art pnp devices with that of npn devices (either with
different or comparable performance) and its implications are essential to understanding
further scaling of C-SiGe devices.
2.3.7 Safe Operating Area Construction for Hot-Carrier Reliability and Annealing
of Hot-Carrier Induced Damage
Scaling of SiGe HBT performance has led to device operation at increasingly shrinking
voltage limits and higher current densities. Consequently, to leverage the maximum perfor-
mance in a circuit environment, the devices are more often being pushed towards operation
at or above the safe-operating area (SOA) boundaries which define the estimated lifetime
of the device for reliable operation. The SOA limits are based on the time-dependent degra-
dation of a relevant device figure-of-merit (FoM) derived from accelerated stress test meth-
ods. The accelerated stress methods are used to estimate reliable aging of the devices to
safely meet the target lifetime for potential applications. Typically, the minimum BVCEO
(over process variations and temperature range of the application) is recommended to be
the maximum usable voltage (or SOA) limit for reliable operation of all devices in that
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technology, over the entire lifetime of the target applications. Apart from the voltage limit,
other operating constraints are typically imposed by the minimum current density required
for the onset of electromigration and the maximum allowed power dissipation (or self-
heating). All of these limits are being continuously scaled down with aggressive device
performance scaling. Defining the device SOA boundaries for any circuit application is a
non-trivial problem, considering the various damage creation and annealing processes op-
erative across the limits of the SOA on the output plane, with different underlying physical
mechanisms and their dependence on temperature. The SOA limits are furthermore de-
fined by the device geometry and target lifetime of the device in a circuit application. The
device degradation and annealing mechanisms are typically driven by factors such as the lo-
cal time-dependent electric field and current density within the device, lattice temperature,
device geometry, device physical structure, and the process technology.
In essence, the concept of a single SOA cannot be generalized for all device geometries
in any technology (considering the worst case scenario would be very conservative), as
such a definition would ignore the fact that the electrical manifestation of the damage and
the SOA boundaries are strongly dependent on the device geometry. Thus, this approach
would leave untapped performance for device geometries with a more conservative SOA
on the output plane. Thus a price of valuable lost performance has to be paid if conserva-
tive limits from device geometries with worst case damage estimates are used to generally
define the SOA for all device geometries in that technology. Another concept that needs
to be highlighted is the fact that the SOA boundaries or limits (including damage and an-
nealing regions) are dependent on the accelerated stress-time and stress-method used to
estimate the reliable lifetime of the device, in addition to the device geometry and electri-
cal criterion used to measure degradation. In other words, the same degradation criterion
or device geometry can generate a different SOA being measured from a different acceler-
ated stress-method or stress-time. Conversely, the same stress-time and stress-method can
generate a different SOA with the use of different degradation criterion or device geometry.
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For example, SOA derived from the forward and inverse gummel leakage will typically
show differences for the same device, as the physical location of the damage (oxide-silicon
interfaces) within the device responsible for the performance degradation in both cases
are distinctly different (emitter-base spacer vs. shallow-trench isolation). In addition to
deriving a SOA from dc stress, a different rate of degradation and SOA will be observed
when using RF stress in conjunction with dc stress as an accelerated stress mechanism to
study RF reliability [51]. Furthermore, a SOA derived at room temperature can be quite
different from that derived at either end of the target temperature range for the application,
the differences being caused by the temperature dependence of the fundamental damage
mechanisms determining the different SOA limits. These concepts are in stark contrast
to how a fixed SOA has been earlier derived and reported for a single device technology
from a single accelerated stress method, and then generalized for all stress-time and device
geometries [52].
The SiGe HBT devices can be operated at different regions of the output plane as a
function of time in various high performance RF and mixed-signal applications, thereby
dynamically undergoing a complex combination of different damage and annealing mech-
anisms. Consequently, it can thus generate a sophisticated response dependent on the com-
bination of different stress-conditions and stress-durations experienced across the output
plane. Thus it becomes imperative to consider the bias dependence of damage creation and
annealing processes to model and predict the degradation of a device being operated in a
mixed-signal circuit environment. In one approach, a combination of empirical and physics
based modeling was implemented for use in a compact model environment [53]. Recently,
a fully physics-based approach using a TCAD environment has been proposed [54, 55],
enabling time dependent estimation of damage creation and in-line incorporation back into
the TCAD device model for a dynamic assessment of the device reliability with evolution
of stress-time and conditions. This approach is very suitable for use in the predictive mod-
eling of both SiGe device and circuit reliability, and is compatible for use with different
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generations of device technology. This TCAD based approach uses a reaction-diffusion
(R-D) model to predictively estimate the hot-carrier induced damage creation (or interface
trap generation) process at the critical oxide-silicon interfaces within the device, including
physics-based models for hot-carrier generation and propagation to the interfaces.
However, this TCAD-based method to estimate the hot-carrier degradation presently
has some limitations in its implementation. Firstly, it only uses models for damage cre-
ation, in the absence of existing valid models for damage annealing. Secondly, it leads
to a monotonic increase in damage with increasing stress-time in the absence of accurate
boundary conditions, and does not in any way show saturation of the maximum damage
created (say trap density, etc.). Both of these aspects can be implemented through careful
consideration of the underlyng physical mechanisms involved and then using mathematical
implementation of the model in the TCAD framework and post-processor.
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CHAPTER 3
PREDICTIVE SCALING AND OPTIMIZATION OF
COMPLEMENTARY SIGE HBTS
This study leverages technology computer-aided design (TCAD) and presents for the first
time a comprehensive study of the device design challenges and optimization issues that
are unavoidable in designing and scaling C-SiGe HBTs for high-performance analog and
RF applications [2].
In this C-SiGe scaling study we utilize the commercially-available Sentaurus Work-
bench (SWB) TCAD environment and its entire suite of simulation tools [56] to investigate
two-dimensional (2-D) SiGe HBT device structures on bulk Si, using both shallow-trench
(STI) and deep-trench (DT) for isolation (Fig. 1). This approach provides a more relevant
platform from a technology development perspective for the high-performance, mixed-
signal semiconductor industry.
Figure 1: 2-D cross-section of the simulated and parameterized device structure. Parameters
shown here were used for tuning the physical device structure (both vertical and lateral) [2].
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An earlier initial study illustrated some of the issues associated with scaling C-SiGe
HBTs towards the 200 GHz performance node [1]. In the present section, the previous
work is expanded and employed to develop a C-SiGe HBT scaling roadmap. This work
presents for the first time: a calibrated performance scaling study of C-SiGe HBTs; the
development and benchmarking of a C-SiGe HBT scaling roadmap; addresses TCAD-
based C-SiGe HBT predictive device modeling issues that one necessarily encounters in
such a study; and introduces an optimization methodology that must be considered while
simultaneously optimizing C-SiGe HBTs for use in both high performance and low power
circuits.
3.1 TCAD Simulation Framework and Methodology
The doping and Ge profiles for both npn and pnp SiGe HBTs, along with both their ver-
tical and lateral physical cross-sections, were carefully parameterized (Fig. 1). Full hy-
drodynamic carrier transport code, with Philips unified mobility models, and including
Okuto-Crowell model for non-local impact ionization, bandgap narrowing, carrier recom-
bination (Shockley-Read-Hall and Auger), and Canali model for high-field velocity satura-
tion (using carrier temperature as the driving force), were used for the device simulations
presented [1, 57–59].
The model parameter files were calibrated to measured data from a commercial 200
GHz npn SiGe HBT platform. Similar parameter files were used for both the npn and the
pnp devices. The SiGe parameter file (available within SWB) used for this study interpo-
lates between the Si and Ge properties based on the Ge mole fraction. Further accuracy
in the modeling of strain effects on the carrier transport within the SiGe layer can be im-
plemented using parameter files generated from separate Monte-Carlo (MC) simulations
(for the npn and pnp devices) based on their individual doping and Ge profiles. However,
this would still not account for effects of the Si cap layer, processing steps, and carbon
(C) incorporation to suppress boron out-diffusion on the final SiGe layer strain. Important
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parameters for the recombination models were carefully calibrated, since accuracy of these
parameters is key to achieving predictive simulation of IB and the dc current gain (βDC),
and hence BVCEO.
The selectively-implanted collector (SIC) regions of the simulated devices were con-
structed using two Gaussian profiles, each of which can be tailored independently to emu-
late the individual SIC implants in a fabricated device. This allows for a greater flexibility
in optimizing for the trade-off between the onset of Kirk effect (and heterojunction bar-
rier effects) and the collector-base junction breakdown voltage (BVCBO). The SIC region
was designed to have a lateral straggle to emulate the doping profile that extends beyond
the emitter window to the STI, as in a real device. Consequently, each of the individual
SIC Gaussian profiles was parameterized for independent control of peak doping position
and concentration, as well as vertical and lateral straggle [1]. There has been several ear-
lier studies on TCAD- based device scaling and collector profile optimization of npn SiGe
HBTs [60–62]; and earlier methods, wherever applicable, have been used in this investiga-
tion for designing the complementary devices.
A stability calculation of the SiGe layer (for any given doping and Ge profile) using the
Matthews-Blakeslee criterion with Fisher’s cap layer correction was integrated directly into
the simulation environment [63]. This provides an estimation of the SiGe layer stability for
each profile variation. All profiles considered in this study were thermodynamically stable.
accounting for C incorporation would only improve the SiGe layer stability.
A pinched-base sheet resistance (Rbi) calculation was performed for each device profile.
Strain effects were accounted for in this calculation based on the doping and Ge profiles,
and the carrier mobilities [9]. Device simulations were performed to extract the standard dc,
ac, and output characteristics (forced-VBE and forced-IB) for each profile. From the device
simulation results, important figures-of-merit (FoM) (e.g., fT, fMAX, βDC, BVCEO, and VA)
were extracted. An integrated 1-D and 2-D quasi-static transit-time (QSTT) analysis was
used to compare regional transit-times and fine tune the candidate device profiles based
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on the limiting factors for ac performance and the onset of heterojunction barrier effects
(HBE) in the device [60, 64–66].
Half of the device cross-section was simulated to utilize symmetry around the center
of the emitter and thereby reduce the simulation time. Fig. 2 shows a flow diagram of the
steps adopted in the device design and optimization methodology used for developing the
profiles of C-SiGe HBTs in this study. All simulations were isothermal and performed at
room temperature (300 K) unless otherwise noted. The target performance metrics were
defined based on existing npn-only SiGe HBT device technologies. The ac performance of
the optimized devices was simulated for different biasing modes (constant VCB and VCE) to
ensure that they are comparable in performance over a broad range of operating conditions
and design topologies (common-base or common-emitter). For example, a wide range of
relevant VCB and VCE values were considered to simultaneously account for circuit designs
ranging from low-power to high-performance applications. However, the same method-
ology can be used for TCAD-based matching studies of npn vs. pnp performance over
temperature, provided valid parameter files are available over the entire temperature range.
This was beyond the scope of the study.
Figure 2: TCAD simulation steps used for the complementary SiGe HBT device scaling and
optimization methodology (for any target performance node) [2].
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3.2 Device Modeling Issues
Although most of the important device FoM such as fT, fMAX, βDC, and BVCEO were mod-
eled reasonably well using our TCAD simulation framework under isothermal conditions,
realistic VA (Early voltage) values for the scaled devices could only be simulated by ap-
propriately considering self-heating together with impact-ionization in the hydrodynamic
device simulations [1, 4]. This resulted in longer simulation times and convergence is-
sues. Greater accuracy in predictive VA estimation can be achieved by using 3-D device
structures with more accurate thermal boundary conditions in the device simulator. The di-
vergence between the VA simulated with and without self-heating clearly increases with JC,
device thermal resistance (RTH) and the device performance, owing to stronger self-heating
effects [3].
Lateral scaling of a candidate 200 GHz pnp device has shown that the peak fT and
maximum βDC remains fairly stable, being solely dependent on the vertical profiles, while
fMAX scales with the evolving lithography node as Rbi, Rbx, Ccb and Ccs are dependent
on the lateral device structure. Lateral scaling in the simulation decks was incorporated
through changing both the intrinsic (emitter width or EW) and extrinsic (through emitter-
base spacer width or EBOSEP) part of the base region, based on the lithography node
considered (refer to Fig. 1). The 2-D lateral structure parameters were chosen such that the
npn performance was reasonable when compared to reported values in the literature, but
was kept fixed for the npn and the pnp devices at the same performance node. However,
in general it needs to be understood that these parameters will play a role in determining
fMAX and self-heating of the device, and can be appropriately leveraged as additional tuning
knobs for achieving comparable electro-thermal performance of the npn and pnp devices.
The present study was mainly focused on vertical profile optimization of the devices, with
the intent to shed light on the intrinsic profile differences of the npn vs. pnp at comparable
performance and 2-D physical dimensions. Some of the important structural parameters of
the optimized candidate devices are provided in Section 3.4.
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Analysis of the excess carrier concentration vertically along the middle of the emitter
shows that no well-defined quasi-neutral region exists within the base of a highly scaled
200 GHz pnp HBT (the same holds true for npn devices). This is critical in defining the
quasi-neutral or space-charge regions within the metallurgical base for accurate estimation
of the regional transit-times from the QSTT analysis [66].
HBE is a stronger constraint for optimizing pnp SiGe HBTs due to the inherently larger
band offset for minority carrier transport across the device [26]. 1-D transit-time (T-T) com-
ponents along the center of the emitter for a 200 GHz pnp profile shows that the emitter-
base (EB) junction T-T (or the hole inverse velocity) component limits the device perfor-
mance at low-to-moderate injection, whereas the onset of HBE at high-injection results in
the collector-base junction T-T limits the performance of the device [1].
For the purposes of this study, the doping of the emitter, base and collector contact re-
gions were kept comparable for the npn and pnp devices at a specific performance node.
At comparable doping, the n-type doped regions will have lower resistance than the corre-
sponding p-type doped regions due to higher majority carrier mobility. Thus, in this study
emitter and collector resistances are higher for the pnp over the npn device. Although for
simplicity we have assumed complete activation of the dopant concentration, for fabricated
devices, solid-solubility limits will be another constraint that will induce differences in the
emitter, base and collector contact resistances of these devices. In general, for fabricated
devices with higher contact resistances, parasitics will play a more dominant role in lower-
ing the fMAX.
For identical doping concentrations in all regions of the npn and pnp devices, the npn
provides superior performance compared to the pnp, as expected. To achieve optimized
complementary SiGe HBT profiles with comparable performance for any target technol-
ogy node, the best npn performance is generally reduced to match the performance of the
optimized pnp HBT. Once the dopant profiles are inverted from the npn to the pnp devices
at the same concentration, the doping and Ge profiles at the CB and EB junction are key
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elements which require redesign and fine tuning. ac simulations were performed for a wide
range of VCB and VCE values to optimize the candidate devices towards matched perfor-
mance for important biasing topologies used in circuit applications. This is important to
ensure that the devices do not suffer from any unoptimized HBE when driven into satu-
ration by a low supply voltage, in low-power applications which simultaneously require
high-performance.
3.3 200 GHz Complementary SiGe HBT Device Optimization Results
A comparison of the final optimized candidate npn and pnp device profiles for a 200 GHz
C-SiGe HBT technology at the 120 nm scaling node is shown in Fig. 3. While the Ge
profiles are not significantly different, the pnp requires a much larger SIC doping to achieve
a comparable performance and delay the onset of HBE, even with a similar Ge retrograde
to the npn. The dc and ac performance of the 200 GHz candidate device profiles are shown
in Figs. 4 and 5. While the maximum βDC (though it occurs at a higher JC for the pnp), IC
at same IB, and peak fT are quite comparable for the C-SiGe devices, peak fMAX for the npn
is higher than for the pnp due to a lower SIC doping. Although the fT and fMAX values are
higher for the npn at any JC below the peak values, the peak fT and fMAX occurs at slightly
higher JC for the pnp device due to a higher SIC doping, as the onset of both Kirk-effect and
the HBE that causes the fT/ fMAX roll-off is delayed to higher JC in the pnp. BVCEO extracted
at moderate injection using the base-current reversal point under forced-VBE conditions are
1.78 V and 1.97 V for the npn and the pnp devices, respectively. This is mainly due to a
lower M-1 for the pnp compared to the npn even with a higher collector doping. At similar
JC and VCB values, the pnp device will show slightly higher self-heating (J*E) over the npn
due to a larger CB junction electric field (E) resulting from higher doping.
Although these device profiles were initially matched for performance under a single
bias condition, the profiles were further optimized for comparable performance over a range
of VCE and VCB values. As shown in Fig. 6, the optimized 200 GHz complementary HBT
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profiles compare very well in their performance over a wide bias range. The regional T-T
analyses of the optimized npn and pnp profiles are shown in Fig. 7. For both devices, the EB
junction T-T (τbe) limits performance at low-to-moderate injection, while CB junction T-T
(τbc+τc) limits the performance at moderate-to-high injection (at or around peak fT). The
base T-T (τb) limits the performance in the very high-injection regime of device operation
(well beyond peak fT). Even at a comparable doping, the pnp will have a higher Re, Rb
and Rc than the npn. This contributes to a lower fT and fMAX for the pnp at JC below peak
fT [1].
Figure 3: Doping and Ge profiles for optimized complementary SiGe HBT device structures
with 200 GHz performance [2].
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Figure 4: Comparison of the (a) dc performance (Gummel plots and current gain), and the
(b) output characteristics for the optimized 200 GHz npn and pnp HBT device profiles in Fig.
3 [2].
Figure 5: Comparison of the ac performance ( fT, fMAX) for the optimized 200 GHz npn and
pnp HBT device profiles in Fig. 3 [2].
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Figure 6: Comparison of the simulated peak fT and fMAX for the optimized 200 GHz npn (and
pnp) HBT profiles in Fig. 3 obtained at different (a) VCB (VBC) and (b) |VCE| values [2].
Figure 7: Regional transit-time parameters extracted from regional quasi-static transit-time
analysis of the 200 GHz (a) npn and (b) pnp device profiles in Fig. 3 at |VCB| = 0.5V [2].
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3.4 Complementary SiGe HBT Performance Scaling Roadmap
To demonstrate the utility of the developed integrated simulation framework towards de-
veloping a C-SiGe HBT scaling roadmap, C-SiGe devices were also developed for a target
of 100 GHz peak fT at the 180 nm lithography node. The optimized npn and pnp device
profiles for the 100 GHz node are shown in Fig. 8. The 100 GHz profiles are in some ways
similar to those of the 200 GHz profiles. The pnp has a higher SIC doping, slightly higher
Ge content in the base, and a comparable retrograde. The ac performance of the 100 GHz
npn and pnp devices compare very well over a wide range of VCB and VCE values as shown
in Fig. 9.
Figure 8: Doping and Ge profiles for optimized complementary SiGe HBT device structures
with 100 GHz performance [2].
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Figure 9: Comparison of the simulated peak fT and fMAX for the optimized 100 GHz npn (and
pnp) HBT profiles in Fig. 8 obtained at different (a) VCB (VBC) and (b) |VCE| values [2].
Table 1 shows a list of some of the important 2-D physical parameters (given in Fig. 1)
at each performance node. The parameters were kept identical for the npn and pnp devices.
Between the 100 GHz and 200 GHz devices, the only physical parameter varied was emitter
width WE through the variable EW. Table 2 shows a summary of all the important FoM
for the C-SiGe devices at both the 100 and 200 GHz nodes, displayed as a performance
roadmap. Fig. 10 shows regional T-T components for each of these devices as a fraction
of the total emitter-to-collector transit time (τec) at the peak fT condition. The performance
roadmap in Table 2 can be extended using the same simulation framework to include other
performance nodes at ≤ 200 GHz.
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Table 1: Important 2-D Physical Parameters for the Optimized Device Structures [2].
Table 2: Simulated Figures-of-Merit for the Complementary SiGe Devices as part of the Scal-
ing Roadmap [2].
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Figure 10: Simulated regional transit-time components at the peak fT condition (at |VCB| = 0.5
V) as a fraction of the total transit time for all the optimized 100 GHz and 200 GHz npn and
pnp HBT profiles (in Figs. 3 and 8) [2].
It is equally important to take into consideration additional reliability FoM during the
TCAD-based device performance optimization process; this has never previously been at-
tempted in a TCAD environment for device optimization. For example, the reverse-biased
(RB) current or the zero-bias peak electric field at the EB junction holds a direct correlation
to the long-term reliability of the device. This is particularly important for optimization of
C-SiGe HBTs that need to be comparable in both their performance and reliability. A re-
cent investigation using the integrated simulation framework from this study showed that
the optimized C-SiGe HBT profiles developed here compared very well in the simulated
reverse-biased EB junction tunneling current at both the 100 and 200 GHz performance
nodes and will be discussed here in Section 3.4 [5]. In this context, it is important to per-
form simultaneous predictive estimation of reliability within a device optimization frame-
work used in this study. While it is important to achieve comparable performance and
reliability when scaling C-SiGe HBTs, it is equally pertinent to explore and develop new
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applications that will utilize greater device performance, while pushing the performance of
existing C-SiGe circuits [67, 68].
When the performances of the device profiles optimized here are compared to that of
existing C-SiGe HBTs reported in the literature on a fT vs. BVCEO plot in Fig. 11, the
fT vs. BVCEO scaling tradeoff commonly known as the Johnson limit is clearly observed.
The 100 GHz optimized devices are very comparable to those reported in the literature
with similar fT×BVCEO product, further indicating the robustness and predictive nature of
the device optimization methodology implemented in this study. With the increase of fT
resulting from device scaling, the C-SiGe devices continually move to a higher fT×BVCEO
product (dotted lines) due to an increase in the SIC doping with performance, similar to
that reported for scaling of npn devices in earlier studies [62, 69]. This demonstrates the
feasibility of a performance scaling roadmap for C-SiGe HBTs akin to that for npn SiGe
HBTs [62].
Figure 11: fT vs. BVCEO plot of the optimized complementary SiGe HBT devices from this
study, compared to actual devices reported in the marked citations within [2], showing the
tradeoff between performance and operating voltage. [2].
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If the performances of C-SiGe devices from this study are compared to those reported
in the literature on a fT vs. fMAX plot as in Fig. 12, the devices can be clearly grouped into
three generations (peak fT of ≤50, ∼100, and ∼200 GHz with typically fMAX > fT for each
generation). This is comparable to the three generations of existing npn-only SiGe HBTs
(based on the constant fT + fMAX lines), indicating that performance scaling for the C-SiGe
HBTs can be enabled through successful fabrication of the C-SiGe devices.
Figure 12: Peak fMAX vs. fT plot of the optimized complementary SiGe HBT devices from
this study, compared to actual devices reported in the marked citations within [2], showing
distinct generations of complementary SiGe device performance with fMAX > fT [2].
3.5 Summary
This study has for the first time successfully developed an integrated TCAD simulation
framework and methodology for predictive optimization and scaling of C-SiGe HBTs to
achieve comparable performance and reliability. The utility of this framework has been
demonstrated by showing for the first time a path towards development of a performance
scaling roadmap for C-SiGe HBTs. This integrated simulation framework lends itself to
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post-processing and analysis and is highly flexible for use in any kind of technology devel-
opment environment within the semiconductor industry.
Within the scope of the simulation methodology highlighted here, this study also proves
for the first time that performance optimization and scaling of C-SiGe HBTs is feasible, just
as in npn-only technologies, as long as there are existing methods to commercially fabri-
cate these devices. Any inaccuracy in the pnp transport model in the absence of calibration
to fabricated devices will clearly induce errors in fT, fMAX, BVCEO, etc. However, this
would only require some additional fine tuning of the current candidate pnp device profiles
(mainly doping in the base and collector, and the Ge profile) to achieve performance com-
parable to the npn. This study also demonstrates for the first time an integrated method
to optimize C-SiGe HBTs for comparable performance over a wide range of bias values,
important for optimizing devices with a range of low-power and high-performance applica-
tions. Considering that complementary bipolar technologies will remain very attractive for
high performance, high frequency, analog, and mixed-signal circuits, scaling and develop-
ment of such technologies up to 200 GHz performance and beyond should provide major
breakthroughs in that application space.
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CHAPTER 4
ELECTRO-THERMAL CONSTRAINTS FOR SCALING SIGE
HBTS ON THICK-FILM SOI
In this section, npn SiGe HBTs from a commercially-available 150 GHz bulk-Si BiCMOS
process [70] with peak fT/ fMAX of 150/180 GHz were fabricated on a thick-film SOI sub-
strate and compared with the bulk control. This investigation explores the self-heating
effects on the dc and ac performance scaling of the SOI and bulk devices resulting from
electro-thermal feedback, and introduces novel characterization methods to study these de-
vices [3].
The devices in the present investigation were studied for self-heating effects using dif-
ferent biasing techniques in order to characterize their behavior around the onset of strong
electro-thermal (ET) feedback, as well as to explore the consequent electrical constraints
imposed on the device operating conditions due to thermal runaway (TR). Specifically, the
effects on device linearity and RF SOA was studied and implications were analyzed (to be
submitted for publication).
4.1 Experimental Details
The cross-section for the bulk-Si device with STI and DT can be found in [70]. The devices
used in this study were fabricated with the same doping and Ge profiles and an identical
process flow, with the exception that they were placed on a thick-film SOI substrate instead
of a bulk-Si substrate in the control.
dc measurements were performed using an Agilent 4156B Parameter Analyzer. ac
measurements on these devices were performed using an Agilent E8361C PNA. Pulsed
measurements were performed with a DIVA D210 dynamic I-V analyzer from Accent Op-
tical Technologies.
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The devices were biased in forced-VBE (FVB) and forced-IB (FIB) modes for common-
emitter operation. Different single-finger emitter geometries were investigated, and the
results shown are typical for the different devices sizes. All measurements were performed
at room temperature. For the purpose of this discussion, the term “thermal runaway (TR)”
is not used for a catastrophic failure within the device, but to indicate an unstable region of
device operation with positive electro-thermal feedback.
4.2 Discussion of dc and ac Measurement Results
Since the device profiles were optimized for bulk-Si substrates, but were instead fabricated
on an SOI substrate for the purposes of this study, differences between the bulk and SOI
devices will be highlighted here. The BVCEO of the bulk device is reported to be 2.3
V [70]. Fig. 13 show a comparison of the FVB Gummel characteristics for the SOI and
bulk devices, and their evolution with increasing VCB. The results on the SOI device show
increased IC and IB at high injection even at VCB = 0 V (minimal self-heating compared
to bulk). The high-injection IC and IB show a significant increase with VCB for the SOI
device compared to bulk, indicating stronger self-heating and electro-thermal feedback, as
expected. Fig. 14 show the corresponding normalized dc current gain (βDC) for the two
devices and its evolution with increasing VCB. It is clearly evident that the SOI device
shows a sharper collapse in βDC at high injection, and this can be correlated to a greater
proportional increase in IB compared to IC in Fig. 13 after the onset of strong electro-
thermal feedback (around 0.87 V). The increase in IC and IB with self-heating, and the
corresponding collapse in βDC becomes sharper at higher VCB values. Similar evolution
of the Gummel characteristics was also observed under FVB measurements with constant
VCE. Onset of TR in these plots can be characterized as the point where ∂IC/∂VBE→ ∞.
This threshold of ET instabilities moves to lower VBE with increasing VCE (or VCB).
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Figure 13: (a) Gummel characteristics for the SOI and Bulk devices at VCB = 0 V. Evolution
of Gummel plots with increasing VCB for the (b) SOI and (c) Bulk device. All measurements
were under forced-VBE condition [3].
Figure 14: Evolution of the DC Current Gain with increasing VCB under forced-VBE measure-
ment for the (a) SOI and (b) Bulk device [3].
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However when the Gummels for the SOI device were measured with a FIB method at a
constant VCE, both IC and IB shows a negative differential resistance (NDR or ∂VBE/∂IC< 0)
region or snap-back beyond the onset of TR (∂IC/∂VBE→ ∞), as is evident from Fig. 15.
Analytical formulations for explaining the differences observed between the current and
voltage controlled measurements based on ET feedback in the device have been discussed
in [39, 71]. These observed differences are further confirmed in Fig. 16, where FVB out-
put characteristics (OC) show a sharp increase in IC beyond the onset of TR (observed at
∂IC/∂VCE→ ∞), while the FIB measurement shows a NDR region (∂VCE/∂IC< 0) beyond
the ∂IC/∂VCE= 0 point caused by current gain collapse due to SH. No significant differences
were observed between FVB and FIB measurements of the Gummel and OC for the SOI
device at low injection; and for the bulk control device over all bias levels due to minimal
SH in both devices under these conditions.
Figure 15: Evolution of the Gummel characteristics of the SOI device with increasing VCE
under forced-IB measurement [3].
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Figure 16: DC output characteristics of the SOI device measured under (a) forced-VBE, and
(b) forced-IB conditions [3].
FVB ac measurements on the SOI and bulk devices are compared in Fig. 17 for VCB = 0
V (minimal SH condition). Since at high-injection the SOI device has higher IC at the same
VBE due to SH (as shown in Fig. 13), the fT/ fMAX roll-off due to Kirk-effect starts at a lower
VBE, and thus the peak fT moves to a lower VBE for the SOI device in Fig. 17(a). However,
from the fT/ fMAX vs. IC plot in Fig. 17(b) it is evident that the roll-off from peak fT/ fMAX
still happens at a comparable IC (or JC) for both devices, thereby implying that even with
the increase in IC due to higher SH in the SOI device, the fT/ fMAX roll-off is fundamentally
driven by onset of the Kirk-effect mechanism resulting from the increase in IC.
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Figure 17: Comparison of fT, fMAX for the SOI and the bulk devices measured at VCB = 0V
under forced-VBE conditions, plotted versus (a) VBE, and (b) IC [3].
The JC at the onset of Kirk-effect is analytically given by the following expression [8].
(1)
It can be inferred from the above expression that φbi (built-in potential) and vs (satura-
tion drift velocity) are the prime temperature sensitive parameters that determine JC,Kirk, as
a function of the relevant device temperatures. It is known that vs decreases with increasing
temperature [72]; and φbi also decreases weakly with temperature [73].
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FVB fT/ fMAX plots of the SOI device measured at different VCB are shown in Fig. 18,
and shows that the onset of fT/ fMAX roll-off moves to lower VBE with increasing VCB (or
VCE). This behavior is primarily determined by the onset of strong ET feedback and conse-
quent IC increase in the device. Thus, SH effectively limits usable VBE (to a critical value
we term VBE,crit) at a given VCB (or VCE) before the onset of strong positive ET feedback
leads to a sharp increase in IC and consequent Kirk effect driven fT/ fMAX roll-off. In other
words, there will be a maximum VCE (say VCE,crit) which can be applied to the device with
a specified IC (say at peak fT condition) before the onset of TR. The analytical treatment
for this argument has been reported in [37]. The VBE,crit values extracted for the SOI device
under FVB method of operation are plotted against applied VCB (or VCE) for two different
device sizes in Fig. 19.
Figure 18: Comparison of fT, fMAX plots for the SOI device measured at different VCB under
forced-VBE conditions, plotted versus (a) VBE, and (b) IC [3].
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Figure 19: Plot of the VBE,crit FOM vs. applied VCB and VCE for two different sizes of the SOI
device showing similar trends [3].
However, when fT/ fMAX is plotted vs. IC in Fig. 18, the peak fT/ fMAX remains at a
comparable IC with increasing VCB (and SH); until at VCB = 1 V (with high enough SH),
when strong positive ET feedback leads to TR, causing a sudden increase in IC and a very
sharp resultant fT/ fMAX roll-off (within ∼1-2 mV) due to Kirk-effect. Sudden change in IC
prevents biasing the device with finer IC intervals after the onset of TR, leading to scarcity
of measurement points and giving rise to a triangular shape when individual points are
connected. This proves that JC,Kirk variations are weak for the relevant device temperatures
resulting from SH within these devices. No similar observable SH effects were noted in the
bulk device under identical measurement conditions.
Next, for the first time, an attempt is made to measure fT/ fMAX of the SOI device under
FIB biasing conditions to gain further insight into the ac performance of the device in the
NDR region of operation beyond the onset of TR, as the sudden fT/ fMAX roll-off observed
beyond TR under FVB condition failed to provide this information. Fig. 20 compares
fT/ fMAX vs. IC measured at constant VCE, with FVB and FIB methods for both SOI and
bulk devices. As can be inferred from the plots for VCE = 1 V (with minimal SH), that
there is no observable difference in the measured fT/ fMAX between the two measurement
methods. With increased SH and ET feedback at VCE = 2 V, the FIB method is able to
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measure fT/ fMAX of the SOI device after the onset of thermal runaway (∂IC/∂VBE → ∞)
up to IC close to peak fT/ fMAX and then into the roll-off region with more details than
the FVB method. Under current-controlled (FIB) operation, positive ET feedback and
hence SH of the device is limited, which consequently prevents any sudden change in IC
leading to TR, thereby allowing ac measurements at finer IC intervals up to and beyond
peak fT/ fMAX, which is not possible with the FVB method. Beyond peak fT/ fMAX, the
NDR region shows up as a unique concave region on the fT/ fMAX vs. IC plot (as shown
in Fig. 20(b)), followed by a typical roll-off due to Kirk effect. This further proves that
the IC at peak fT/ fMAX is fairly stable, and is determined by a stable JC,Kirk (which is a
weak function of temperature) even under strong SH effects in these devices. There is no
observed difference in the fT/ fMAX of the bulk device from the two methods (as shown in
Fig. 20(b)).
Figure 20: (a) Comparison of fT, fMAX for the SOI device measured at different VCE under
forced-VBE (FVB) and forced-IB (FIB) conditions. (b) Plots for the bulk device measured under
similar conditions [3].
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FVB mode OC from pulsed I − V measurements on the SOI and bulk devices are
shown in Fig. 21. Although the measurement setup is limited to the high-injection regime,
stronger SH effects are clearly evident for the SOI device under dc conditions, leading to a
greater difference in IC.
Figure 21: Forced-VBE output characterisitics from DC and pulsed measurements for the Bulk
(inset) and SOI device [3].
In order to further understand the implications of these observed SH effects in SiGe
HBTs on SOI and how it will evolve with further scaling, a 200 GHz npn SiGe HBT (with
STI and DT) TCAD deck with profiles optimized for bulk-Si substrate was simulated on
a thick-film SOI substrate. In Fig. 22, Gummel characteristics from full ET simulations
under FVB condition (using Sentaurus Work Bench from Synopsys, Inc. [56]) show TR in
IC and IB at a critical VBE, which progressively moves to lower VBE with increasing VCB or
SH. This results in a sharp collapse of βDC at the onset of TR. No similar SH effects were
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observed in the TCAD simulations of the bulk devices. This shows that SH effects related
to positive ET feedback will continue to impose maximum allowed voltage limitations on
the safe operation of scaled SiGe HBTs on SOI.
Figure 22: Evolution of the DC (a) Gummel Characteristics and (b) Current Gain plots with
increasing VCB (from full electro-thermal TCAD simulations for a 200 GHz npn SiGe HBT)
[3].
4.3 A Hot-Carrier Reliability Issue for Thick-Film SOI SiGe HBTs
As a part of the DC characterization, when gummel characteristics were measured for
increasing VCB values on both the SOI and bulk device, a key reliability issue was observed
as shown in Fig. 23. As self-heating increase within the devices at higher VCB, the device
temperature for the SOI device will be much higher compared to the bulk device. The VCB
values and VBE values were limited to 1.0 V to reduce impact-ionization. It was observed
that even with a weaker impact ionization coefficient (due to higher device temperature), the
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SOI device exhibits increasing leakage at low-injection, a signature of hot-carrier damage
at the BE junction spacer oxide-silicon interface. At the same time, the bulk device do not
exhibit any observable change in the leakage at low-injection on the gummel plot. Since
impact-ionization can be ruled out as the source of hot-carriers causing the damage in the
SOI device (since impact-ionization is much weaker compared to the bulk device which
does not see any damage), other sources of hot-carriers needs to be counted.
It is known from literature that both impact-ionization and auger-recombination can
generate hot-carriers capable of causing damage in bipolar transistors [74]. The current
in these devices will be constricted towards the center due to thermal instabilities, lead-
ing to a very high current density and consequently a strong auger recombination process.
As opposed to the impact-ionization process which has a negative correlation with tem-
perature, auger-recombination is strongly enhanced with temperature. Hence the auger-
recombination process will be much stronger in a device with higher temperature or self-
heating, thereby indicating that hot-carrier density generated by auger-recombination will
also increase accordingly with self-heating or higher device temperature. The damage
created within the SOI device can thus be attributed to hot-carriers generated by Auger-
recombination, in the absence of any observable impact-ionization damage.
This mechanism will have strong impact on the hot-carrier reliability of SOI devices
which will be enhanced at higher temperatures, or in any aggresively scaled SiGe HBT
device with significant self-heating. In a nutshell, this bears significant implications for
high-temperature operation or high-current operation of the SOI devices, thereby reducing
the hot-carrier induced SOA of the device.
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Figure 23: Evolution of the DC Gummel Characteristics for (a) the SOI and (b) the bulk SiGe
HBTs when VCB values are swept to increase self-heating. The SOI device shows an increas-
ingly higher leakage from hot-carrier degradation resulting from the sweep, when compared
to the bulk device which shows no excess leakage
4.4 Collector Doping Dependence of Thermal Resistance in SiGe HBTs
The device structures on thick-film SOI available for this study also included SiGe HBTs
with different breakdown voltages, resulting from variations only in their selectively-implanted-
collector (SIC) doping. Everything else regarding the doping and Ge profiles, as well as the
device physical structure was similar. The previous section presented results on the high-
speed device with the lowest breakdown voltage, which also has the highest SIC doping.
However, it was observed from measurements that under similar VCB (or VCE) conditions,
the devices with the highest breakdown voltage (or lowest SIC doping) shows TR similar
to the high-performance devices as depicted in Fig. 21. A higher-breakdown device is
expected to have lower self-heating at similar operating voltage and current values, due
to a lower collector-base junction electric field. However, in this case, the device showed
thermal runaway for all device sizes (varying in emitter lengths). Thermal resistance (RTH)
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measurements [29, 30] on the high-breakdown devices gives a higher RTH value over high-
performance devices, while keeping the device emitter geometry same. This trend was val-
idated across three different device sizes on SOI, and even for 2 different device types with
a variable SIC doping from a higher performance technology on bulk silicon. Results con-
firmed that the high-performance devices have a lower thermal resistance compared to the
high-breakdown devices for the same emitter geometry and process technology (as shown
in Tables 3 and 4 below). Since most of the heat dissipation in SiGe HBTs occurs through
the bottom of the wafer, the difference in RTH becomes more significant for smaller device
sizes. This difference in thermal conductance can be attributed to the collector-doping con-
centration based on reported literature, which typically mentions about doping dependence
of the thermal conductivity in silicon [75]. The reported trends are fairly skewed in litera-
ture for epitaxial silicon films. However, this is the first report of a lower RTH from higher
SIC doping in SiGe HBTs. A higher carrier concentration in the SIC region leads to more
interactions with phonons, which are responsible for the heat transfer across a material.
Thereby, self-heating is a consequence of the difference between heat-dissipation and heat-
conduction, which leads to TR for both types of devices. Further insights can be derived
from TCAD simulations with phonon dispersion relationships on similar device structures.
Overall, this has significant implications for device design and performance scaling, where
increased collector doping will be expected to help reduce the thermal resistance of the
aggresively scaled higher-performance devices both in SOI and Bulk technologies.
Table 3: RTH dependence on SIC doping and geometry for the SOI technology
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Table 4: RTH dependence on SIC doping and geometry for the bulk technology
4.5 Effects of Electrothermal Constraints on the RF Linearity of Scaled
Thick-Film SOI devices
Since stronger self-heating in the TF-SOI devices leads to a higher junction temperature
compared to the bulk devices, it leads to stronger non-uniformities in the current distri-
bution across the emitter junction area and consequently a different potential distribution
across the BE junction. Both of these factors causes the TF-SOI device to have different
device characteristics compared to the bulk (as studied in the previous sections) and hence
it is important to explore how consequently the RF linearity of these devices vary under
both minimal and strong self-heating conditions. The linearity response of the two SiGe
HBT devices (TF-SOI and bulk) are presented and compared here. This study is motivated
by the fact that self-heating can potentially couple with the linearity performance FoM for
the transistors through differences in the current and potential distributions across the two
devices, which has similar doping and 2-D cross-sections to begin with.
The most commonly used device figures-of-merit for RF linearity are the 1-dB com-
pression point, P1dB (a measure of large-signal linearity), and the third-order intercept
point, TOI (a measure of small-signal linearity). TOI is expressed as either the input-
referred (IIP3) or output-referred (OIP3) third-order intercept point. P1dB indicates the in-
put power level (PIN) that causes the small-signal gain (i.e., S 21) at a specific RF frequency
to drop by 1-dB from its maximum value at lower PIN. OIP3 (or IIP3) is the extrapolated
output (or input) power where the fundamental tone and the third-order intermodulation
product power has the same magnitude at a specified RF frequency. The presented work
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investigates both large-signal and small-signal linearity of the TF-SOI and bulk transis-
tors. Analysis of the differences in the above mentioned linearity FoM will provide insight
into how strong self-heating effects can influence the linearity of a TF-SOI transistor, and
consequently changes RF SOA of the device.
The S-parameters measurement setup (displayed in Fig. 24) consists of a network an-
alyzer (Agilent E8363B PNA), bias-tees, input and output tuners, Keithley 2400 source-
measurement meters, and the on-wafer RF prober. All measurements were performed at
room temperature (300 K). For both single-tone (P1dB) and two-tone linearity (OIP3) mea-
surements, the experimental setup included the following equipment: two signal generators
(Agilent HP83732A), two dc supplies (Keithley 2400 SMU), three isolators (Ditom model
D3108), one combiner (Narda model 30183), two bias-tees (Anritsu model K251), one
power meter (Agilent E4419), two bi-directional couplers (Krytar model 2618), two Focus
Microwaves programmable tuners (model CCMT-1818), and one spectrum analyzer (Ag-
ilent E4407B). The instruments and tuners were controlled using the Focus Microwaves
Load-Pull Explorer software application program.
Figure 24: The experimental setup for on-wafer linearity measurements
To ensure accurate power readings for the linearity measurements, calibration loss files
were generated for the input and output paths using power flatness and multiple reference
planes calibration techniques. Two different sets of measurements were performed, first
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at 50 ohm impedance and the other with impedance matching at the input and output for
maximizing output power and minimizing loss. Before running the second set of linearity
measurements with impedance matching, source- and load-pull were performed for both
the TF-SOI and bulk devices at 8 GHz and 18 GHz using a constant PIN set to -20 dBm.
The source and load impedances were tuned for maximum output power (POUT) at each
frequency and bias. The results presented here were fairly representative of multiple de-
vices. High-speed (HS) devices with an emitter area AE of 0.2×10.15 µm2 were used in this
study for both the SOI and bulk variants. All ac device test structures were characterized in
a common-emitter (CE) mode. The devices were biased in the forced-IB mode for the 50
ohm measurements to reduce instabilities from thermal runaway. However, for the linearity
measurements with matched impedance, devices were biased in the forced-VBE mode.
4.5.1 Analysis of the Linearity Measurements with 50 ohm impedance
The large-signal linearity (P1dB) measured for the SOI and bulk devices for different rel-
evant IC values under three VCE values (of 1.0, 1.5, and 2.0 V for varying self-heating
conditions) at 18 GHz is shown in Fig. 25. As shown for both devices, there is clearly very
less variation in P1dB values at both frequencies and three VCE values except at the highest
IC values close to peak fT uded for the measurements. Under minimal self-heating condi-
tions (at VCE = 1.0 V), P1dB values shows a maximum variation of ∼5 dBm at closest to
the peak fT values. The results do not indicate any degradation in the large-signal linearity
(P1dB values) due to self-heating in the SOI devices under forced-IB operation. The small-
signal linearity (OIP3) for the bulk and SOI devices at 18 GHz for the three different VCE
values are shown in Fig. 26. At IC < 1 mA, the bulk device shows higher OIP3 compared
to the SOI device. The differences then increase once the devices are biased close to the
strong self-heating regions or thermal runaway (IC > 3 mA). The trends for the bulk device
is different for the highest IC point where the measured OIP3 at VCE = 1.5 V is the highest,
while OIP3 is the highest at VCE = 2.0 V for the SOI device. For the SOI device, OIP3
reaches a peak value before either decreasing or staying flat at at higher IC (different from
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the bulk device). The differences can be attributed to the gm and CCB non-linearities aris-
ing out of the non-uniformities in the current distributions, further leading to self-heating
related bias instabilities. At VCE = 2.0 V, even when TR is observed, the measured OIP3
for the SOI device is the highest, confirming that there is no significant degradation in the
RF SOA of the devices due to strong self-heating, when measurements are done with a 50
ohm system impedance.
Figure 25: Large-signal linearity FoM (P1dB) compared for the SOI and bulk devices under
three VCE values (1.0, 1.5, 2.0V) at two different RF frequencies, (a) 8 GHz and (b) 18 GHz.
Figure 26: Small-signal linearity FoM (OIP3) compared for the SOI and bulk devices under
three VCE values (1.0, 1.5, 2.0V) at 18 GHz.
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4.5.2 Analysis of the Linearity Results with Impedance Matching
The small-signal linearity at 8 GHz for different IC values from medium to high injection at
VCE = 1.5 V (with strong self-heating, but minimal thermal runaway) is shown in Fig. 27.
These results are representative of measurements on multiple die. It can be observed from
the data that for all the JC values considered, the SOI device has a lower OIP3 compared
to the bulk device in this bias mode. The difference is fairly consistent at low to medium
injection levels (with minimal self-heating). However, at close to and above peak fT (JC
∼ 5mA/µm2), where self-heating is dominant the difference in OIP3 between the two de-
vices increase. However for the 16 GHz case, the SOI and bulk differences are minimal
until strong self-heating sets in. Taken together, this implies that SOI devices will have a
lower linearity even when self-heating is minimized, due to more dominant capacitive non-
linearities resulting from oxide vs. junction isolation. However, with stronger self-heating,
at close to or above peak fT, that difference widens, which can be attributed to increase
in both gm and capacitive non-linearities resulting from the stronger temperature gradient
across the device. This temperature gradient results in non-uniform current and potential
distributions, leading to bias instabilities [Curtis Grens, Phd Dissertation, Georgia Tech].
Figure 27: Small-signal linearity FoM (OIP3) compared for the SOI and bulk devices at (a)
8GHz and (b) 16 GHz under forced-VBE biasing with VCE = 1.5V.
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This implies a significant reduction in the RF SOA of the TF-SOI devices with forced-
VBE bias in the CE operation mode, when compared to those fabricated on bulk with iden-
tical profiles and geometry. Although further results are needed to make more generalized
conclusions, these results indicate that RF SOA of TF-SOI devices can be reduced based
on the bias and topology of the circuit application where the devices are used.
4.6 Summary
It has been clearly demonstrated that strong SH effects resulting from positive ET feedback
will continue to impose serious fundamental electrical limitations on device operation for
highly-scaled SiGe HBTs on SOI. Different device optimization, processing and thermal
management techniques will be required in order to continue scaling high-performance
SiGe HBTs in an SOI BiCMOS process. Electrical and thermal isolation techniques need
to be decoupled during technology development. As shown here, different circuit biasing
techniques may be required to prevent TR. In other words, constraints on allowed bias cur-
rent or voltages for reliable operation will be determined by thermal rather than electrical
limitations. This will entail incorporating new figures-of-merit for ET constraints in device
compact models for circuit simulation. The only factor that might mitigate self-heating ef-
fects in scaling SiGe HBTs on TF-SOI could come from the fact that RTH of these devices
decrease with increased collector doping. This important piece of information can be used
for designing SiGe HBTs with very high performance both on bulk and SOI.
The RF linearity measurements and comparisons between SOI and the Bulk devices
clearly indicate that SOI devices could potentially have lower linearity based on how they
are biased in a circuit application, leading to a reduction in the RF SOA of the devices.
Taken together, this implies the need for technological advancements to mitigate these
effects, in addition to efforts for modeling the linearity differences more predictively.
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CHAPTER 5
PREDICTIVE OUTPUT CONDUCTANCE MODELING OF SIGE
HBTS
The presented investigation provides insight into the issues involved in accurate TCAD
modeling of VA in advanced 200 GHz (3rd generation; 3G) SiGe HBTs. Experimental
results are also presented to verify our assertions. For the first time, a scaling-induced
divergence between VA predictions from TCAD and data, due to self-heating (SH) effects
[4].
5.1 Output Conductance Modeling Issues Observed from TCAD Sim-
ulations
2-D TCAD simulations were performed to design and optimize a new 3G npn SiGe HBT
using the Sentaurus Workbench (SWB) commercial simulation environment [1, 56]. The
optimized npn SiGe HBT at the 130 nm lithography node was found to have a peak fT and
fMAX ≥ 200 GHz, BVCEO ∼ 1.8 V. All of these FoM are comparable to the values reported
in the literature for 3G npn SiGe HBTs. However, the VA extracted for the same optimized
device deck was found to be surprisingly low (< 20 V), for both forced-IB and forced-VBE
input drive simulations at low-to-medium injection levels, ruling out any role of inaccurate
neutral base recombination modeling in the extracted values. To probe this further, an
available calibrated TCAD deck for an existing commercial 200 GHz npn SiGe HBT [76]
was also examined, and this TCAD deck also showed an unrealistically low VA compared to
measured values (< 20 V simulated vs. 110 V measured). However, for a similar calibrated
deck for a 50 GHz (1st generation; 1G) commercial npn SiGe HBT [77], the simulated VA
value (100 V) closely matched the measured value (90 V). To explore the origin of this
apparent scaling-induced difference in simulated vs. measured VA, we modified our 2-D
TCAD deck to include self-consistent SH equations. Careful consideration was given to
the thermal contact placement, thermal resistance, boundary conditions, and optimization
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for robust convergence. The VA (forced-IB) extracted from the electro-thermal simulation
was much higher compared to the isothermal simulation, clearly indicating the increasing
importance of SH in a 3G SiGe HBT. As expected, the effect of SH on IC becomes more
significant at higher injection levels (Fig. 28). Realistic values of the thermal resistance
must be used to achieve the correct IC-VCE slope (Fig. 29).
Figure 28: Simulated VA extracted at IB = 50 nA increase from 19 V to > 50 V after including
SH [4].
Figure 29: Simulated output characteristics of the optimized npn SiGe HBT with different
thermal resistance at the top of the wafer [4].
5.2 Experimental Analysis of TCAD Results
To experimentally analyze the effects of SH in npn SiGe HBTs [3], the device output char-
acteristics were measured using both dc and pulsed I − V test systems. Pulse width (TW)
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and pulse separation (TS) times were both varied to control SH during the measurements.
As seen in Fig. 30, for shorter TW, the SH signature is weak, but becomes more apparent
for longer TW, as seen from the negative slope in the IC-VCE plot. In Fig. 31 it is evident
that even for the same TW, a long enough TS allows the device to “cool-down” between
pulses, indicating that the thermal time constant of the device is less than about 10 ms.
Figure 30: Measured forced-IB output characteristics with varying TW at constant TS [4].
Figure 31: Measured forced-IB output characteristics with varying TS at constant TW [4].
Fig. 32 shows that the VA (forced-IB) measured using TW = 1 s, TS = 10 ms is much
lower than the VA measured under dc conditions, consistent with our TCAD predictions.
Pulsed measurements on 1G SiGe HBTs, however, do not show the same sensitivity to SH
at low-to-medium injection, as seen in Fig. 33, again consistent with the TCAD results.
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Figure 32: VA extracted from forced-IB pulsed measurements (to minimize self-heating) is
lower compared to dc measurements [4].
Figure 33: Measured forced-VBE output characteristics compared between dc and pulsed mea-
surements [4].
5.3 Summary
Taken together, these TCAD modeling results and analysis and the experimental verifica-
tions, suggest that there are significant implications for using TCAD for predictive model-
ing of output conductance in SiGe HBTs at aggressive scaling nodes. As the devices gets
scaled to higher performance nodes, self-heating within the device will become increas-
ingly more dominant based on higher current densities and electric fields. In essence, it
will become more important to include self-heating as device performance gets scaled.
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CHAPTER 6
PREDICTIVE TCAD MODELING OF THE SCALING-INDUCED,
REVERSE-BIASED, EMITTER-BASE TUNNELING CURRENT IN
SIGE HBTS
The presented study here attempts to fill the gap mentioned earlier by investigating the
nature of the reverse-biased EBJ tunneling current and its mechanisms in three distinct
generations of npn SiGe HBTs (50, 100, and 200 GHz) and in two generations of pnp
SiGe HBTs (100 and 200 GHz), using a combination of both measurements and TCAD
modeling, and by further examining the relation between RB EBJ stress in the tunneling-
dominated regime to device reliability as a function of performance scaling [5].
6.1 Experimental and Simulation Details
The physical cross-section of the bulk-Si SiGe HBT profile used for both the measurements
and TCAD simulations has an EB spacer, STI, DT, SIC, etc. Three generations (50, 100 and
200 GHz) of npn SiGe HBTs and a 2nd generation (100 GHz) pnp SiGe HBT were used for
the dc measurements [19,76–78]. Optimized candidate device profiles for three generations
of npn SiGe HBTs (50, 100, and 200 GHz) and two generations of pnp SiGe HBTs (100
and 200 GHz) were used for TCAD simulations to enable analysis of the correlation to
the measurement results [1]. Finally, accelerated stressing of the RB EBJ in the tunneling
regime of the npn devices was performed to examine its relation to the nature of the device
degradation and reliability. For the purposes of this study, to optimize the simulation time
due to challenging convergence issues, RB EBJ tunneling simulations have been typically
limited to an EBJ VR of 1.0 V. RB EBJ current measurements were mostly limited to a VR
of 1.0 V to prevent EBJ degradation, which will change the tunneling current itself.
DC measurements were performed using an Agilent 4156B Semiconductor Parameter
Analyzer. All measurements were performed at room temperature. The typical device
bias configurations used for the RB EBJ measurements and simulations are shown in Fig.
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34. The EBJ was RB using an emitter bias while the collector and base terminals were
grounded for both the npn and pnp devices. Emitter geometries with minimum width (WE)
and different lengths (LE) were examined based on their availability in the different process
technologies. Device simulations were performed using the Sentaurus Workbench (SWB)
tool from Synopsys [56]. Models used for the EBJ tunneling simulations include a non-
local BTBT model (developed in [79]) with a non-local mesh, and the Schenk TAT model
[41]. Standard models for Shockley-Read-Hall (SRH) and Auger recombination were used.
Unless otherwise noted, DD carrier transport was used in the rest of the device, while
electron and hole tunneling masses (mt) of mc = 0.2m0 and mv = m0 respectively, were
used, as reported in the literature [80].
Figure 34: Device bias configurations used for the tunneling measurements and simulations
on the RB EBJ of the SiGe HBTs [5].
6.2 Results from a 200 GHz npn SiGe HBT
Results from the RB EBJ device simulations performed on a 200 GHz npn SiGe HBT pro-
file with and without the BTBT model are shown in Fig. 35(a). E0,peak for the device profile
is 1.16106 V/cm, high enough for both BTBT and TAT mechanisms to be operative [41].
This result helps in estimating the BTBT contribution to IB from the RB EBJ in the device,
which for the measured device is found to be significant. Simulation results shown in Fig.
35(a) indicate that the RB EBJ current for the measured 200 GHz npn is well-accounted for
by the BTBT mechanism, as expected from the theoretical models [40,41]. The validity of
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using a DD transport model was examined by comparing it with simulation results from a
HD transport model for the same device, as shown in Fig. 35(a). The BTBT contribution
to IB from both transport models matches well for the bias levels considered in this study.
However, the HD model shows much more severe convergence issues at a lower VR as well
as a significant increase in the simulation time, thereby justifying the use of DD transport
for the rest of this study. Based on their influence on the BTBT and TAT mechanisms,
important factors considered for these simulations include effects from varying material
parameters (e.g., bandgap) for the SiGe region of the device (in the absence of full process
simulation flow to include the stress effects), and the effective tunneling masses (mc, mv).
When a Monte-Carlo generated parameter file for the SiGe region (available within SWB)
is used (as opposed to the normal parameter set that interpolates between Si and Ge prop-
erties), the effect on the BTBT component of IB from an effective change in the bandgap is
shown in Fig. 35(b). The impact of varying tunneling masses (mc, mv) on the BTBT cur-
rent is also shown in Fig. 35(b). Although the BTBT contribution to IB is not significantly
affected by a change in the parameter file, it is more sensitive to changes in the tunneling
masses. For all simulations presented in the remainder of this study, a normal parameter
file was used, unless otherwise noted.
It was observed that the measured IB from the RB EBJ of the 200 GHz npn scales lin-
early with the emitter area of the device, implying that the areal component of the tunneling
current is dominant and contributions from the emitter periphery are negligible [81]. This
was also found to be the same for other devices considered in this study. The measured
IB is compared to RB EBJ simulations with only BTBT and with both BTBT and TAT
in Fig. 36(a). The results clearly demarcate two regions: one at very low VR ( 0.1 V)
where TAT dominates, and the other region above 0.1 V where BTBT dominates. This is
consistent with previous studies which showed that TAT dominates at lower EBJ electric
fields, whereas BTBT dominates at higher electric fields [40, 41]. The simulated IB for
the 200 GHz npn HBT matches very closely with the measured data in the TAT regime,
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and although it is higher in the BTBT regime, it follows the measured trend closely. Since
the measured and simulated device profiles are not identical, but are only comparable in
performance, the simulations and measurements compare reasonably well without profile
calibration to data. For the simulated device, Fig. 36(a) also shows that the BTBT regime
is more sensitive to differences in tunneling masses as compared to the TAT regime. The
temperature dependence of the simulated tunneling current in Fig 36(b) highlights the dif-
ferent inherent temperature dependencies of the two tunneling mechanisms. TAT shows a
somewhat stronger temperature dependence compared to BTBT [40]. These results form
the foundation for the next part of this study.
6.3 Results from 50, 100 and 200 GHz npn devices compared
Results from IB measurements on the RB EBJ for three generations of SiGe HBTs are
shown in Fig. 37. Also in Fig. 37, the measured data are compared to the simulation
results with BTBT (for profiles with comparable performance). It is clear from Fig. 37 that
the BTBT component of IB scales strongly with device performance. Although it is evident
that BTBT is the most dominant tunneling mechanism in the 100 and 200 GHz devices
and accounts for the measured data significantly, this mechanism fails to estimate the IB
or its trend for the 50 GHz device. This becomes clearer if we consider the E0,peak for the
simulated device profiles (which are 1.16 × 106, 9.32 × 105 and 4.47 × 105 V/cm for the
200, 100 and 50 GHz devices, respectively) and compare them with values reported in the
literature [40, 41]. E0,peak for the simulated 50 GHz device is less than what is required for
BTBT to be operative at a VR of less than 1.0 V.
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Figure 35: (Top, (a)) RB EBJ IB from simulations with and without BTBT. Difference between
HD and DD simulations for RB EBJ of a 200 GHz npn SiGe HBT profile, compared with
measurement results from an actual device. (Bottom, (b)) Effect on simulated BTBT current
component of IB between two parameter files used, and the effect of tunneling mass variation
on the BTBT current component of IB in a RB EBJ [5].
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Figure 36: (Top, (a)) Simulated IB from BTBT with and without TAT compared to measured
data, and effect of tunneling mass variations on both the mechanisms. (Bottom, (b)) Simula-
tion results for effect of temperature variation on both tunneling mechanisms [5].
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When TAT is included with BTBT in the device simulator, the simulated IB is compared
with the measured data in Fig. 37. Although the measured and simulated IB match well
in the TAT dominated regime for the 200 GHz device, the simulated IB overestimates the
TAT current in the 100 GHz device when compared to the measured data. The simulated
results for the 50 GHz profile show that the TAT component, when compared to only the
BTBT current at a VR of less than 1.0 V, accounts for most of the measured IB, while
underestimating it. Thus, Fig. 37 clearly shows that the BTBT model is more robust in
predicting the current across different generations of SiGe HBT profiles, whereas a single
set of parameters for the Schenk model would not be able to reliably predict the TAT current
or its trend in the same devices. A previous investigation with similar tools that included
simulation results on a SiGe heterostructure device has not commented on the increased
measurement to simulation difference in the TAT dominated regime compared to the BTBT
regime [80].
Figure 37: Simulation results with only BTBT, and with BTBT combined to TAT models are
compared to the measured data for the 200, 100 and 50 GHz npn SiGe HBTs [5].
64
6.4 Results from 100 and 200 GHz npn and pnp devices compared
Results from the RB EBJ IB measurements on a 100 GHz pnp device [19] are compared to
simulations on an optimized 100 GHz pnp device profile in Fig. 38. Only the BTBT model
was used for these simulations. Both measurements and simulations on 100 GHz pnp
devices closely compare to the trend seen for the 100 GHz npn devices (for measured and
simulated data). This further reinforces the robustness of the BTBT model for estimating
the RB EBJ IB in both npn and pnp devices, and shows that the model can also predict the
tunneling current in complementary SiGe HBT platforms.
To take this a step further, an existing optimized 200 GHz pnp profile [1] was simulated
with only BTBT current. Results are also shown in Fig. 38. The simulated results on
the 200 GHz pnp compare very well with the 200 GHz npn devices, which is even more
significant since they were optimized as 200 GHz complementary HBTs with matched
performance.
Figure 38: Comparison of the simulated RB EBJ IB for optimized 100 GHz and 200 GHz npn
and pnp profiles (with only BTBT). Measured IB due to RB EBJ from 100 and 200 GHz npn
and 100 GHz pnp devices are also shown for comparison to simulations [5].
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6.5 Robustness to Tunneling Stress
Finally, accelerated stress in the tunneling regime of the EBJ with a constant reverse-bias
(VR) of 2.5 V and an open-collector (OC) configuration was performed for different gener-
ations of npn HBTs. Some of these devices showed a consequent increase in the non-ideal
IB component of their forward Gummel, as expected. The post-stress non-ideal IB was
then measured and compared to the pre-stress value at a pre-defined FB (e.g., 0.5 V) to
understand how the resulting device degradation evolves with stress time.
Fig. 39 shows tunneling stress results on a 200 GHz npn device with same emitter
geometry but different device layouts (CBE vs CBEBC). It was confirmed that the pre-
stress RB IB was comparable for the two devices to maintain a constant stress current.
Results for three different 100 GHz npn devices with scaled emitter geometries and similar
device layouts are also shown in Fig. 39. It was earlier confirmed that the RB EBJ IB for
these devices scaled according to their emitter area for each device generation. The 50 GHz
devices did not show any observable change from the above stress, and so are not shown
here in Fig. 39.
The results in Fig. 39 clearly indicate that there is some saturation of the IB degrada-
tion at large stress times (not reported in [42]) that follows the initial power-law depen-
dence. However, the 200 GHz devices show some variation in the amount of degradation
at large stress times with a change in the device layout. Compared to the 200 GHz de-
vices, the stress-time dependence of degradation for the 100 GHz devices is similar, but
less in magnitude. The magnitude of the degradation clearly shows a direct correlation to
the perimeter/area (PE/AE) ratio of the emitter geometry. This indicates that even if the
areal component of the tunneling stress current is dominant for these devices, the damage
to the EBJ related to trap-generation caused by tunneling stress is more dominant at the
periphery of the emitter (localized to the EB spacer oxide-silicon interface). No previous
studies have reported similar degradation effects resulting from the tunneling stress on EBJ
of SiGe HBTs, and how that evolves with the device performance scaling.
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Figure 39: Comparison of the IB degradation for 100 GHz and 200 GHz npn devices when
subjected to RB EBJ stress in the tunneling current regime, including effects from device
layout and emitter geometry variations [5].
6.6 Summary
This study has demonstrated for the first time that RB EBJ tunneling current for state-
of-the-art SiGe HBTs can be well-modeled in a TCAD simulator with BTBT current. In
addition, BTBT and TAT mechanisms can be incorporated judiciously in the simulator to
model the RB EBJ IB for multiple generations of SiGe HBTs (npn and pnp), and to reliably
predict the trends that results from device scaling. Experimental data have been used to
confirm that the simulation results are quite comparable in their scaling trends; within
reasonable assumptions. Finally, accelerated tunneling stress results show that even though
the tunneling current in these devices has a strong areal dependence, the damage from the
stress is more localized at the emitter periphery of these devices.
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CHAPTER 7
MIXED-MODE STRESS DEGRADATION MECHANISMS IN PNP
SIGE HBTS
This work provides the first experimental investigation and evidence of the mixed-mode
stress damage mechanisms (hot holes vs. hot electrons) in pnp SiGe HBTs. An increase of
IC resulting from MM stress (high stress-IE and high VCB) on pnp SiGe HBTs has been ob-
served for the first time, and evidence of the physical mechanism causing this degradation
is provided here through measurements and TCAD (technology computer-aided design)
simulations [6].
7.1 Experimental and Simulation Details
The SiGe HBTs studied here are from a first-generation complementary SiGe BiCMOS
process technology on thick-film SOI (silicon-on-insulator) [8,18]. A representative cross-
section of the pnp devices used in this study is shown in Fig. 40. The pnp and npn HBTs are
designed for matched peak cut-off frequencies ( fT = 27 GHz at VCE = 5 V) and open-base
collector-emitter breakdown voltages (BVCEO = 6.0 V). Two different emitter geometries of
0.4×0.8 µm2 and 0.4×3.2 µm2 are examined in this work.
Figure 40: Schematic cross-section of a SiGe HBT from the complementary BiCMOS process
(EB: emitter-base, STI: shallow trench isolation, DT: deep trench, E: emitter, B: base, C:
collector, BURIED LAYER: sub-collector, SIC: selectively-implanted collector) [6].
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The reliability of these complimentary SiGe HBTs was characterized with mixed-mode,
reverse-EB (emitter-base) open collector (OC) and reverse-EB forward-biased collector
(FC) stress. The M-M stress method uses a high reverse-biased collector-base (CB) junc-
tion with a forced constant emitter current (IE) which drives I-I and collector current in
the device to accelerate damage. Typical IE values used correspond to the collector-current
density (JC) at peak fT. The reverse EB stress involves reverse-biasing the EB junction
beyond breakdown voltage with either an open-collector (OC) or forward-biased CB junc-
tion (FC) configuration. The forward and inverse Gummel characteristics are measured
at fixed time intervals to observe the evolution of the device degradation with stress time.
The changes in IC and IB are compared after 1000 seconds of stress time for different M-M
stress conditions unless mentioned otherwise.
The avalanche multiplication factor (M-1) was extracted using the forced-IE output
characteristics method that is less sensitive to self-heating effects. In addition, this method
allows for decoupling the effects of avalanche multiplication and Early effect on the in-
crease of IC with increasing VBC [9]. All devices were measured at room temperature (RT).
Device measurements were performed on-wafer using an Agilent 4155C Semiconductor
Parameter Analyzer. Only standard devices available in the process technology were used
for this investigation [18]. Two-dimensional (2-D) device simulations were performed us-
ing the Sentaurus Device simulator [56]. A 2-D device structure representative of the actual
pnp HBT device being stressed was used for the simulations.
7.2 Results and Discussion
Fig. 41 shows the change of the forward Gummel characteristics of the pnp HBT with
M-M stress. The M-M stress degradation mechanism is depicted in the inset of Fig. 41. An
excess non-ideal base current (IB) is observed at low-injection due to carrier recombination
through traps generated by hot carriers (resulting from I-I in the CB junction) in the EB
space-charge region at the S i/S iO2 interface under the EB spacer. These traps act as G-R
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(generation-recombination) centers to increase the SRH (Shockley-Read-Hall) recombina-
tion contributing to the non-ideal component of the base current [47, 48, 82]. Interestingly,
however, an excess IC is also observed in the low- to medium-injection regime. Fig. 42
shows that the corresponding current gain (β) decreases at low bias (due to the excess IB)
but also increases at moderate to strong bias with stress time. An increase in β has been pre-
viously reported for pnp Si bipolar junction transistors (BJTs) due to a decrease of IB under
high current stress [83]. As can be observed from Fig. 41, however, the IB at medium-
to high-injection is effectively unchanged and the increase in β is mainly attributed to an
increase in IC after the M-M stress.
Figure 41: Gummel plots of a pnp SiGe HBT as a function of mixed-mode stress time. (Inset)
Mixed-mode damage mechanism in a pnp SiGe HBT [6].
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Figure 42: Current gain evolution of a pnp SiGe HBT as a function of the mixed-mode stress
time [6].
To gain an insight into the underlying physical mechanism behind the increase of IC
with M-M stress, the ratios of the post- to pre-stress IC (IC ratio) for different M-M stress
conditions were examined as a function of M-1. A typical plot of M-1 versus VCB as
a function of the stress IE is shown in Fig. 43. The M-1 is a strong function of VCB
but decreases with increasing IE due to high injection effects and self-heating. A typical
plot of IC ratio versus stress time as a function of IE for a 0.4×0.8 µm2 device stressed
at a VBC of 5.0 V is shown in Fig. 44. The IC ratio increases linearly with logarithmic
stress time (for any value of stress IE) but the ratio decreases with increasing stress IE.
The decrease in IC change with increasing stress IE at the same VBC correlates well to the
decrease in M-1 with increasing stress IE at the same VBC (as seen in Figs. 43 and 44).
A comprehensive plot of the IC ratio versus M-1 extracted for the multiple M-M stress
conditions and two device geometries is shown in Fig. 45. As can be observed, the change
in IC correlates well with the extracted M-1, suggesting an avalanche multiplication driven
physical mechanism underlying the post M-M stress IC behavior. Additionally, the device
with an emitter geometry having a higher perimeter/area (PE /AE) ratio shows a larger
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change in IC at the same M-1, clearly indicating that the increase in IC is associated with
the emitter periphery of the transistor.
Figure 43: Avalanche multiplication factor M-1 measured for pnp SiGe HBTs [6].
Figure 44: Change in collector current of the pnp SiGe HBTs with mixed-mode stress time for
different stress conditions [6].
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Figure 45: Change in IC versus M-1 measured for different mixed-mode stress conditions on
two pnp SiGe HBT device geometries [6].
Fig. 46 shows the output characteristics of the pnp device measured using the forced-
IE method. This data clearly shows evidence of “pinch-in” related voltage instabilities,
though at VBC values that are higher than the values used for M-M stress in this study,
and only at the lowest current (IE) levels. The onset of “pinch-in” is associated with the
creation of localized “hot-spots” within the device, which affects the creation and distribu-
tion of hot-carriers, and hence the location of the damage resulting from the M-M stress.
However, considering the measured output characteristics it can be concluded that there is
no evidence of any “pinch-in” associated contribution to the mixed-mode stress damage
observed for the pnp devices.
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Figure 46: Forced-IE output characteristics of the pnp SiGe HBT [6].
While, as argued above, the change in IC can be attributed to hot-carriers generated
in the CB junction, there is still uncertainty about whether hot holes or hot electrons are
responsible for the damage. Previous simulation studies on the mixed-mode damage of
npn SiGe HBTs using hydrodynamic simulations have suggested the importance of hot
electrons [47], while Monte-Carlo simulations (of a different npn SiGe HBT technology)
attributed the damage mainly to hot holes [48]. To identify the role of hot electrons versus
hot holes in the M-M damage spectrum, the M-M stress on the examined pnp SiGe HBTs
was followed by a reverse EB with FC stress on the same device. As can be seen from Fig.
47, the excess IC decreases in value with increasing FC stress time. It is known that the
FC stress damage is caused by hot holes (electrons) in pnp (npn) transistors [82]. Since the
injection of hot holes into the EB spacer oxide decrease the excess IC resulting from the
preceding M-M stress, it is inferred here that this positive charge of the injected hot holes
compensates the pre-existing negative charge in the spacer oxide formed predominantly
by injection of hot electrons during the M-M stress. This compensation process decreases
the IC to its pre-M-M stress value, thus proving that the excess IC during the M-M stress is
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caused by embedded negative charges within the EB spacer oxide close to the oxide-silicon
interface. This decrease in IC with FC stress cannot be attributed to thermal annealing since
the excess non-ideal IB component continues to increase with the FC stress as shown in Fig.
47. The ratio of the post- to pre-stress IB (IB ratio) in Fig. 48 increases logarithmically with
logarithm of stress time during the reverse EB with FC stress. A device with a higher PE
/AE ratio shows a larger change in IB ratio, clearly indicating that the excess non-ideal IB is
associated with the creation of traps under the EB spacer peripheral to the emitter geometry.
Furthermore, an OC stress on the pnp device (which causes hot electron injection into the
spacer) increases IC (albeit to a lesser extent), thus providing additional evidence of the
predominant role of hot electrons in the M-M stress damage of pnp HBTs. The data and
experimental evidence presented here thus prove that changes observed in IC and IB ratios
have their origins in different types of mixed-mode damage within the pnp device resulting
during the same M-M stress.
Figure 47: IC ratio change versus mixed-mode stress time followed by reverse emitter-base
with forward-collector stress time on the same pnp SiGe HBT [6].
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Figure 48: IB ratio change with stress time for reverse emitter-base with forward-collector
stress on pnp SiGe HBTs [6].
Based on the above experimental evidence, the physical damage mechanism in pnp
HBTs during the M-M stress can be explained as follows. Energetic electrons (predom-
inantly) generated by the I-I process at the BC junction during the M-M stress are trans-
ported across the base to reach the region under the EB spacer, where they create traps by
breaking Si-H bonds at the interface, resulting in an excess non-ideal IB. Some of these
carriers have sufficient kinetic energy to be injected over the potential barrier (at the spac-
er/Si interface) into the EB spacer oxide layer, leading to a fixed charge density within the
spacer near the Si interface. The fixed charge in the EB spacer acts to first deplete and then
invert the base region under it; thus causing an increase in the effective emitter area and
leading to an increase in IC. A similar increase in the post-radiation IC has been reported
earlier for npn BJTs [12].
TCAD simulations show that for a high enough negative charge density near the EB
spacer/Si interface and low enough doping under the spacer, the surface of the n-type ex-
trinsic base can first be depleted and then inverted (p-type) during the M-M stress. When
the hole concentration in this inversion layer becomes comparable to that at the edge of
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the p-type emitter, the inversion layer forms an extension of the physical emitter at the pe-
riphery, increasing the effective emitter area (AE) and thus leading to a higher IC (Fig. 49
and inset). Furthermore, as the EB junction is forward-biased, holes are injected into the
n-type base from both the p-type emitter and the p-type inversion layer which functions as
an extension of the emitter area, thus leading to a higher IC. For a surface doping of 5×1015
cm−3, a charge accumulation of 5×1011 cm−2 is shown to be sufficient to cause a significant
change in the collector-current of the device (Fig. 49).
Figure 49: TCAD simulations of the IC and IC ratio change for a pnp SiGe HBT at differ-
ent charge densities within the emitter-base spacer. (Inset) Device structure used for TCAD
simulations [6].
It is clearly shown experimentally for the first time what type of hot carriers actually
drives the mixed-mode damage process. Furthermore, TCAD simulations with different
doping concentrations and thicknesses of the low-doped region under the EB spacer/Si
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interface (Fig. 50) seem to indicate that inversion of the extrinsic base is possible for
a relatively high doping of 1017 cm−3 and a thickness of only 2 nm, and this leads to a
similar order of magnitude of IC change as observed from the M-M stress data. The TCAD
simulations assumed a charge/trap density of about 5× 1012 cm−2, a value typically applied
to these kinds of studies.
Figure 50: TCAD simulations of IC ratio change of the pnp SiGe HBT for different doping
concentration and thickness of the low-doped layer under the emitter-base spacer [6].
No perceptible IC change was noticed for npn HBTs from the same complementary
SiGe BiCMOS process technology when subjected to similar mixed-mode stress condi-
tions. Increase in non-ideal IB was observed, similar to what has been reported by earlier
studies [47, 48, 82]. This difference in post-stress IC behavior for npn versus pnp devices
was observed even though the M-1 values for the npn devices being stressed were found
to be comparable to those of the pnp devices stressed in this study, as is evident from com-
paring Fig. 45 and Fig. 51. This difference in the M-M stress response of npn and pnp
devices from the same process technology can be attributed to inherent differences of the
two devices.
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Figure 51: Avalanche multiplication factor M-1 measured for a npn SiGe HBT available from
the same process technology [6].
7.3 Summary and Conclusion
Experimental evidence for the type of hot-carriers causing device degradation in pnp SiGe
HBTs during M-M stress is provided for the first time. Comprehensive stress results pre-
sented as a part of this study with different device geometries and stress conditions prove
that the kinds of mixed-mode damage resulting in changes of IC and IB are different. De-
tailed TCAD simulations show that typical charge densities in the EB spacer are enough to
create an IC change even for a very narrow moderately doped region of the extrinsic base
under the spacer/Si interface. It can be concluded that a difference in mixed-mode relia-
bility for npn and pnp HBT devices in a complementary SiGe BiCMOS process will be an
important challenge for robust circuit design, and needs to be investigated in further detail
both at a fundamental and an application level.
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CHAPTER 8
CRYOGENIC PERFORMANCE OF THE BEST-OF-BREED NPN
AND PNP SIGE HBTS
This study leverages cryogenic performance enhancement of SiGe HBTs using temperature
as a scaling-lever to extend the maximum achievable performance of best-of-breed npn and
pnp SiGe HBTs, and to compare their cryogenic performances as part of a viable SiGe
BiCMOS technology.
The work is presented in two parts. In the first part, a record cryogenic performance of
a best-of-breed npn SiGe HBT as part of an npn only SiGe BiCMOS process is studied and
presented [7]. In the second part, npn and pnp SiGe HBTs with comparable performance
from a best-of-breed C-SiGe BiCMOS technology that has the highest reported pnp SiGe
HBT performance is studied, and results are presented with analysis for the npn and pnp
devices with comparable performance, as well as between the best-of-breed npn and pnp
devices. In a nutshell, this work provides the first cryogenic performance scaling studies of
pnp SiGe HBTs as part of a C-SiGe HBT platform.
8.1 Device Technology Details
The best-of-breed npn SiGe HBTs used for this investigation are from a commercially-
available 130 nm double-polysilicon npn-only 4th generation SiGe BiCMOS platform (IHP
G2). This SiGe technology is based upon those presented in [84] and [85], but it does differ
in some aspects in the fabrication flow, resulting in slightly lower performance. The fMAX
enhancement primarily comes from the lateral and vertical scaling and a reduced thermal
budget, together with changes in the emitter-base composition, collector formation and
salicidation. Some of the key device design aspects from [84] were discussed in [86]. Since
simultaneous fT and fMAX scaling necessarily involves optimization of the device parasitics
as well as vertical profile scaling, and as power gain is a more important device metric than
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current gain for most high-frequency circuits, achieving fMAX≥ fT≥ fMAX/2 continues to be
a desirable target for SiGe HBT scaling as it moves towards THz speeds [87]. Important
device design and process technology challenges to scale this device technology to THz
performance at 300 K have been highlighted in [86].
The best-of-breed pnp SiGe HBTs are part of the highest performance C-SiGe tech-
nology. It is a 250 nm second generation complementary SiGe BiCMOS platform with
shallow-trench isolation and implants for the collector formation, as well as implants for
the vertical isolation of the pnp collector from the p- substrate (IHP SG25H3P). The npn
and pnp devices were optimized for comparable performances [19, 21, 88, 89].
8.2 Measurement Details
The ac performance of the SiGe HBTs was measured down to 4.3 K on a custom-designed,
on-wafer, open-cycle liquid helium cryogenic probe station. SOLT and TRL calibration
were performed with an Impedance Standard Substrate (ISS) to remove the cable and probe
losses at each temperature. The results obtained using both calibration techniques were
comparable. S-parameters were measured to 50 GHz using an Agilent E8364C PNA. On-
wafer “Open” and “Short” calibration structures located adjacent to the device were used
to deembed the pad parasitics (i.e., those extrinsic to the device) from the measured S-
parameters. Additional dc characterization was performed on packaged die down to 13 K
using a closed-cycle cryogenic system. The results presented here were reproducible over
multiple measurements and samples.
8.3 Results from Characterization of best-of-breed npn HBTs
The SiGe HBTs showed reasonably ideal dc Gummel characteristics over temperature, all
the way down to 4.3 K. The base and collector current idealities were similar to those
reported in earlier studies [49, 50]. The dc current gain (βDC) and transconductance (gm)
monotonically increase with cooling, as expected, which is evident from the plots of peak
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βDC and peak gm shown in Fig. 52(a). Peak gm rises with cooling from 161 mS at 300 K,
and the peak βDC increases to 3,369 at 78 K and then stays nearly constant to 4 K. Carrier
freeze-out in the device is insignificant in these devices due to the heavy doping (above
the Mott-transition) in the emitter, base and collector regions. In Fig. 52(b), the packaged
devices show a decrease in the measured thermal resistance (RTH) from 1,891 K/W at 300
K to 1,450 K/W at 78 K. RTH typically increases below 78 K due to a combination of
deep cryogenic scattering mechanisms and package-induced measurement limitations, as
discussed in [90, 91]. The low RTH values achieved in these SiGe HBTs at 300 K can be
mainly attributed to the device structure, key elements of which are absence of deep trench
isolation, and careful layout optimization, which in turn helps to improve the ac perfor-
mance and reduce electro-thermal instabilities within the device [84–86]. The avalanche
multiplication coefficient (M-1), measured at low-injection (to decouple it from any signif-
icant self-heating effects), provides a qualitative read on the anticipated reliability of the
device from impact-ionization driven damage mechanisms originating in the collector-base
junction (e.g., mixed-mode electrical stress). The low-injection M-1 values extracted us-
ing a common-base forced-IE measurement are shown in Fig. 52(b), and increase only
minimally from 300 K to 78 K, and are then nearly constant to 4 K.
Fig. 53(a) shows near ideal (∼20 dB/dec roll-off) small-signal current gain (h21) up to
50 GHz. These values were extracted from the de-embedded S-parameters at 300 K and
4.3 K, for a device biased under peak fMAX bias conditions at those temperatures. The 4.3
K data were restricted to above 8 GHz to reduce the measurement time, thus minimizing
cryogen consumption. The plot of MUG1/2 (Masons unilateral gain) under similar bias
conditions also shows near ideal behavior (∼20 dB/dec roll-off) up to nearly 50 GHz, at
both 300 K and 4.3 K, confirming the robustness of the measurements. The fT and fMAX
values were then extracted by fitting -20 dB/dec lines through the near-ideal region of the
measured h21 and MUG1/2 values, respectively, and extrapolating them to unity gain. This
technique of fitting and extrapolation provides a more robust error-estimation method for
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fT/ fMAX extraction compared to extrapolating from a specific frequency point in the near-
ideal region, thereby introducing a smaller margin for error. Fig 53(b) shows fT/ fMAX
for the device as a function of collector current density at 300 K, 78 K and 4.3 K. At
each temperature, the peak fT/ fMAX values occur at comparable JC, with the JC at peak fT
increasing slightly with cooling due to an increase in the electron saturation velocity [9].
Figure 52: (a) Plots of peak transconductance and dc current gain measured as a function
of temperature. (b) Plots of measured thermal resistance (RTH) and avalanche multiplication
coefficient (M-1, at VCB = 1.2 V, JE = 10−5A/µm2) [7].
The ac performance of this SiGe HBT is summarized in Table 5, which shows that both
peak fT and peak fMAX increase with cooling down to 4.3 K. The SiGe HBT achieves a
record peak fMAX of 798 GHz at 4.3 K (417 GHz at 300 K). The extracted rbb (using the
impedance-circle technique described in [9]) remains fairly stable between 300 K and 78 K,
and then decreases to 10.7 Ω at 4.3 K. The decrease in rbb is mainly driven by the increase
of carrier mobility inside the neutral base at 4.3 K, which is fully ionized since it is doped
above the Mott-transition [91]. The forward transit time (emitter-to-collector delay - τEC)
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extracted from the extrapolated y-intercept of 1/2π fT vs. 1/JC plot shows that τEC decreases
to 0.30 ps at 4.3 K [9].
Figure 53: (a) Measured small-signal current gain (h21) and Masons unilateral power gain
(MUG1/2) as a function of frequency. (b) Extracted unity gain cutoff frequency ( fT) and max-
imum oscillation frequency ( fMAX) as a function of collector-current density (JC) [7].
The BVCEO for the device (measured from the base-current reversal point using a stan-
dard common-base, forced-IE technique) does not degrade significantly with cooling, re-
maining above 1.6 V at 4.3 K, thereby producing a record fT×BVCEO product of 800 GHz-V
and a record fMAX×BVCEO product of 1,333 GHz-V at 4.3 K. It should be noted that even
though we measured the S-parameters at a constant VCE of 1.0 V to avoid any degradation
down to cryogenic temperatures, it is clear from dc measurements that this device does
not show any abnormal avalanche-multiplication and self-heating effects at 1.0 V ≤ VCE ≤
BVCEO, and is thereby capable of being biased at a higher voltage, which can potentially
result in an even higher peak fT and fMAX.
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Table 5: Cryogenic Performance Summary of the npn SiGe HBT [7]
Fig. 54(a) shows previously reported SiGe HBTs from different technologies (with
a range of performance) measured down to cryogenic temperatures, and is compared with
results from the present work. The data are plotted as peak fMAX vs. peak fT, and peak fT vs.
minimum BVCEO (in Fig 54(b)). The devices shown were chosen to represent performance
trends clearly without redundancy. The devices for which fMAX ≥ fT ≥ fMAX/2 is satisfied,
along with achieving a maximum for fT×BVCEO and aggregate performance ( fT + fMAX)
have the most desirable composite performance for optimized scaling of these devices to
THz speeds. It is evident from Table 5 and Fig. 54 that the npn devices studied in this
inverstigation satisfy that criteria. From the data shown in Fig. 54(a), it can also be clearly
observed that the trends seen in the cryogenic performance enhancements are comparable
to conventional device performance scaling at 300 K.
8.4 Results from Characterization of best-of-breed Complementary
SiGe HBTs
The complementary SiGe HBTs (npn and pnp) showed fairly ideal dc Gummel characteris-
tics over temperature, all the way down to 78 K for the npn and 4.3 K for the pnp. The base
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and collector current idealities were comparable to that of npn only technologies. As ex-
pected and shown in Fig. 55, the peak transconductance/area increases monotonically with
cooling (for both devices), while BVCEO decreases monotonically with cooling (for both
devices). The peak dc current gain (βDC) also increases monotonically for both devices
with decreasing temperature (not shown here). However the BVCEO of the pnp is lower than
the npn at 78 K and below due to a sharper increase in the current gain of the pnp compared
to that of the npn.
Figure 54: (a) Plot of fMAX vs. fT for reported data over temperature compared to the present
work, showing the fMAX ≥ fT ≥ fMAX/2 region between the two dashed lines, which offers the
most desirable target for device scaling. All data presented are at 300 K unless mentioned with
a temperature label next to the data point. (b) Plot of fT vs. BVCEO for reported SiGe HBT
performance over temperature, and is compared to the present work, along with constant
fT×BVCEO loci. Temperature is derived by correlating to the fT values in (a). The reference
numbers quoted correspond to those cited in [7].
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Figure 55: Plots of peak transconductance per unit area and BVCEO measured as a function of
temperature for the npn and pnp devices from the C-SiGe technology. Devices were measured
down to 78 K
The complementary SiGe HBTs (npn and pnp) showed fairly normal ac characteristics
over temperature , all the way down to 78 K for the npn and 4.3 K for the pnp. Extracted
unity gain cutoff frequency ( fT) and maximum oscillation frequency ( fMAX) as a function of
collector-current density (JC) showed behavior very typical of existing SiGe HBTs (from
both npn-only and C-SiGe technologies). Both small-signal current gain (h21) and Mason’s
Unilateral Power Gain (MUG) extracted from measurements showed near-ideal roll-off
with frequency for both devices down to the lowest cryogenic temperatures used for the
measurements.
As shown in Fig. 56(a), both peak fT and fMAX of both devices increases monotonically
with cooling to the lowest temperature used for the measurements. The ac performance
matching of the npn and pnp devices worsens with cooling (while comparing peak fT and
fMAX). The pnp shows a cryogenic ac performance of fMAX > 200 GHz at 4.3 K, and this
is the highest reported ac cryogenic performance of pnp SiGe HBTs till date. This is also
the highest performance reported by any pnp device as part of a C-SiGe HBT technology.
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When the fMAX vs. fT for both the npn and pnp devices at the different measurement
temperatures are plotted in Fig. 56(b), it clearly shows that the device performance stays in
the desirable range of operation for all measurement temperatures considered. This region
is also highly desirable for suitable high-frequency power amplification properties of the
device.
Figure 56: (a) Plots of peak fT and fMAX for both the npn and pnp devices as function of
temperature. Only ac data for the pnp available down to 4.3 K. (b) Plots of peak fMAX vs.
fT for both the npn and pnp devices at the different measurement temperatures. It delineates
the fMAX ≥ fT ≥ fMAX/2 region between the two dashed lines, which offers the most desirable
target for device performance scaling.
Taken together, the cryogenic results for the complementary SiGe HBT devices im-
ply that C-SiGe devices shows similar cryogenic performance enhancement like npn-only
technologies. However, the C-SiGe devices might show worse performance matching at
the lowest cryogenic temperatures compared to 300 K. Devices from C-SiGe technologies
are expected to scale very similarly to the npn-only technologies as is evident from the
cryogenic performance enhancements. It would be possible to evolve the performance of
the C-SiGe devices while scaling very similar to that of the npn devices, so that the C-SiGe
devices continue to maintain desirable high-frequency properties when scaled.
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8.5 Comparison and Analysis of the npn and pnp cryogenic perfor-
mance
Comparing the cryogenic characterization results of the npn and pnp devices from npn-only
and C-SiGe technologies provide us with a few key insights.
The “best-of-breed” pnp devices are expected to maintain similar scaling trends as the
“best-of-breed” npn devices, based on results evident from the cryogenic characterization
and performance enhancements of these devices. While the npn performance is expected
to exceed 0.8 THz soon at 300 K as part of a npn-only technology , the pnp performance
is expected to exceed 200 GHz (for both fT and fMAX) soon as part of a C-SiGe HBT
technology. Hence C-SiGe HBT technologies are expected to scale up to 200 GHz or
beyond, as npn-only technologies gets slowly scaled close to THz performance.
8.6 Summary
A record peak fMAX of 798 GHz at 4.3 K for a npn SiGe HBTs in a 130 nm SiGe BiCMOS
technology platform has been demonstrated. Both peak fT and fMAX were found to increase
with cooling, while BVCEO does not show any significant degradation over temperature.
The excellent thermal resistance and avalanche multiplication coefficient of these scaled
SiGe HBTs has significant implications, suggesting that they should have attractive electro-
thermal properties and reliability over temperature.
Second part of the study reported a record peak fMAX > 200 GHz for a pnp at 4.3
K as part of a C-SiGe HBT technology. It is also the highest performance reported till
date for a pnp as part of a C-SiGe HBT technology. The pnp devices showed cryogenic
performance enhancement trends which are very similar to that of the npn devices. This
is the first reported cryogenic characterization and performance scaling study of C-SiGe
HBT devices. Overall, both of these studies taken together have significant implications
for performance scaling of the npn-only and C-SiGe device technologies.
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CHAPTER 9
SAFE-OPERATING-AREA CONSTRUCTION FOR HOT-CARRIER
RELIABILITY AND THE ANNEALING OF HOT CARRIER
INDUCED DAMAGE
This first part of this study leverages hot-carrier induced device degradation from mixed-
mode stress on SiGe HBTs to provide new methods of constructing the SOA and comparing
the reliability of two devices that have a comparable performance, like between the npn and
pnp SiGe HBTs in a C-SiGe BiCMOS technology. In the second part of this study, new
ways of characterizing the damage and annealing process in SiGe HBTs are proposed to
provide an improved understanding of the physical mechanisms involved. Electrical stress
methods are used to provide insight into the annealing behavior of hot-carrier induced dam-
age, and to investigate the reaction-diffusion mechanism used to model hot-carrier damage
(and annealing) in SiGe HBTs. Further, the investigation presented here is an experimental
effort to characterize and develop understanding about the nature of the annealing processes
across the output plane, while enabling improvement of the existing physics-based TCAD
approach mentioned earlier in Chapter 2 with predictive models for annealing [results to be
submitted for publication].
9.1 Device Technology
The devices used for the first part of the study were derived from a first-generation (with
peak fT < 50 GHz) complementary SiGe BiCMOS process technology with npn and pnp
devices of comparable performance. Second part of the study leverages this technology
as well as a npn-only third-generation SiGe BiCMOS technology (with peak fT > 200
GHz) [92]. Both of these are bulk Si based process technologies. Two different types of
device technologies from different generations of performance were leveraged to provide
improved understanding of the concepts involved in this study, and how these concepts
change as a function of performance scaling.
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9.2 Stress and Characterization Methods
The first part of the study uses time-dependent device degradation from mixed-mode stress
[46, 47, 52, 54, 55] on the SiGe HBT devices under different stress conditions (IE,stress,
VCB,stress) distributed uniformly across the output plane in the region defined by BVCBO >
VCE,stress > BVCEO. The device degradation was measured as a change in the ratio of the
pre-stress to post-stress base current leakage (extracted at low to moderate injection bias
from the Gummel plots) as a function of the stress time. Each stress condition used a fresh
device (i.e. the devices do not accumulate damage from or experience multiple stress con-
ditions, and thus the damage is termed as non-accumulated), and the devices were stressed
for the same specified stress-time across all stress conditions on the output plane. This non-
accumulated stress degradation was measured at specified stress-time intervals and plotted
(with a color scale) across the output plane to create an experimental stress-induced device
degradation map or spectrum for the different stress time intervals (similar to the simulated
stress damage map shown in [55]). These maps show an evolution of the non-accumulated
stress-damage with stress-time across the entire output plane. Similar maps (with a color
scale) for the impact-ionization coefficient (or M-1) can also be generated across the out-
put plane for each stress condition, providing insight into how M-1 correlates to the stress
damage, and thus how device design can change the stress degradation map on the output
plane. Both of these methods can be used to generate contour plots using a color scale, if
the experimental points for the stress-map on the output plane are more dense with finer
intervals.
The second part of this study uses two different accumulated stress-test methods to char-
acterize the nature of annealing in a SiGe HBT across the entire output plane. One of these
methods of accumulated stress testing is performed at a constant stress voltage as shown in
Fig. 57(a), while the stress current is swept in an increasing (or decreasing) order on the
same device. During this sweep, M-1 decreases monotonically with increasing current due
to Kirk effect, while the junction temperature (TJ) rises with increasing power dissipation
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in the device, further reducing M-1. In the other method depicted in Fig. 57(b), testing is
performed at a constant stress current, while the stress voltage is swept in an increasing or
decreasing order on the same device. During this sweep, M-1 increases monotonically with
increasing stress voltage, while TJ rises with increasing power dissipation. The opposite is
true for the reverse sweeps (with decreasing stress current or voltage).
Figure 57: Accumulated stress testing methods and criterion used to identify annealing re-
gions on the output plane. (a) Constant-voltage accumulated stress testing. (b) Constant-
current accumulated stress testing. The gray colored regions indicate two commonly studied
stress reliability regions at high-V (medium- to high-I) and low-V (high-I).
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At each stress condition (defined by an unique stress current and voltage) during a
sweep, the device undergoes stress for the same specified stress time. The damage is accu-
mulated from the multiple stress conditions along the entire sweep. The device degradation
was measured as a change in the post-stress base current leakage after each stress condi-
tion, normalized to the initial pre-stress base current (for the fresh unstressed device before
the stress sweep begins). Based on the above definition of device degradation, “annealing”
is identified in a region of the sweep if the damage from a specific stress condition gives
lower value when compared to the damage from the previous stress condition along the
sweep (i.e. net damage reduces). This concept of identifying an annealing regions on the
output plane during a dynamic stress-sweep is outlined in the Figs. 57(a) and (b).
These two test accumulated stress-methods are complementary and orthogonal in their
nature of studying accumulated stress damage across the output plane and providing infor-
mation about the location of annealing regions. The results from the above test methods can
be combined to provide evidence about the existence of annealing regions around the entire
output plane, and to identify factors that determine the locations of these regions in relation
to the traditional SOA of the device. The results from these test methods are analyzed and
interpreted based on the R-D model proposed earlier in Chapter 2. All measurements were
performed at 300 K unless otherwise mentioned.
9.3 SOA Construction Method for Comparing Device Reliability
Several inadequacies of the SOA as defined in [52] have been outlined in Chapter 2. The
SOA construction to assess mixed-mode stress reliability from non-accumulated stress test-
ing as presented in [55] assumes that the M-1, TJ for the device and the degradation cri-
terion (∆IB(post-stress)/ ∆IB(pre-stress)) are continuous functions of the stress conditions
across the relevant domains on the output plane, as the rate of underlying reliability degra-
dation mechanisms are also continuously variable functions across the same domain of
stress-conditions.
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Based on these valid assumptions, colored contours superimposed on the output char-
acteristics can be constructed as an example of a 3-D (three-dimensional) contour map,
and by using interpolation from these plots continuous line contours of M-1 values can be
generated for the device in relevant regions of the output plane as shown in Figs. 58(a) and
(b). Using this tool, M-1 for two different devices with matched performance (e.g., npn
and pnp from the same C-SiGe BiCMOS process) can be compared to understand the rel-
ative strength of the impact-ionization process in these devices, how it changes across the
output plane for different stress conditions (as shown in Fig. 58). Since M-1 is a measure
of how strong is the impact-ionization process at a point on the output plane, it is a more
fundamental measure of hot-carrier induced degradation processes operative within the de-
vice, and is also independent of device geometry (typically to first order). This information
provides insight into the contributions of M-1 to the device reliability degradation by cor-
relation to the stress damage maps. This tool can be used to study reliability implications
of the device design during technology development causing changes in M-1 for the same
process technology, or for devices with closely comparable performance but from different
process technologies. Additionally, M-1 is a function of the device design (junction doping
profiles) but is fairly independent of the device layout for most practical purposes. Thereby,
it is easier to compare M-1 across different device geometries from the same or different
device technologies.
As the devices undergo non-accumulated mixed-mode stress at different stress condi-
tions on the output plane, the calculated device degradation using the base current change
criterion as defined earlier can be represented with a graduated color scale to generate a
stress damage map for all the stress conditions used across the output plane, as shown
in Fig. 59(a). The calculated damage (or color) is a function of the stress condition and
time, device geometry, temperature, and device design (through M-1, RTH, TJ, etc.), thereby
making generalized interpretations and comparisons very difficult across large regions of
the output plane. However, this can be simplified by constructing few graded line contours
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from interpolation of the stress map by connecting nearby stress points with equal device
degradation, as shown in Fig. 59(a) superimposed with the corresponding stress map. The
damage contours can be interpreted as operating conditions with equal reliability or device
degradation for the specific accelerated stress time and method used. This provides a pro-
cedure to estimate device reliability for a specific stress condition, as well as to choose an
operating condition for a specific desired reliability. Taken together, this provides an easier
method to construct the practical SOA of the device across different regions of the output
plane with a certain desirable reliability. This contour method of the SOA construction can
also be used to compare reliability of multiple devices with comparable performance when
superimposed upon each other (as shown in Fig. 59(b)). In general, this method can be ex-
tended to be used in the comparison of superimposed SoA for different device geometries,
across different temperatures for the same device, to show stress-time evolution of reliabil-
ity, or across different device technologies with comparable performance. This proposed
method is a much simpler tool to be used for estimation and comparison of device relia-
bility, as opposed to a full-blown detailed non-accumulated stress map with a dense array
of stress conditions which would require a significantly larger set of measurements. The
detailed stress map includes random and process technology variations (each point being
measured on a different device). Thus, the damage contour method of comparison allows
a way of averaging over the random device to device variations between any two devices
used in the measurements, as it interpolates the damage between these two stress condi-
tions, assuming the calculated damage to be a continuous function on the output plane.
As an example, in Fig. 58, although the npn device has a higher M-1 at lower voltages
which explains a lower BVCEO for the device, however the pnp has a higher M-1 at higher
voltages, indicating that the M-1 for the pnp increases much more sharply with increasing
voltage and so has a higher doping compared to the npn at the collector-base junction. The
pnp has higher doping and impact-ionization coefficient M-1, thereby explaining a higher
hot-carrier induced device damage compared to the npn device.
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Figure 58: (a) Plot of M-1 superimposed with a color scale on the output characteristics of a
device, resulting in a color map or contours. (b) Plots of continuous M-1 line contours with
graduent calculated from the same measurement, compared for an npn and pnp device with
comparable performance from the same C-SiGe process technology.
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Figure 59: (a) Mixed-mode stress damage spectrum with a color scale, superimposed with the
calculated contours for different amounts of device degradation, using the base current leak-
age criterion. (b) Comparison of the degradation contours for two different devices with dif-
ferent levels of device degradation using the same criterion, stress time, ambient temperature,
and device geometry. The results are for an npn and pnp device with comparable performance
from the same C-SiGe BiCMOS technology.
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9.4 Results and Analysis of Annealing Studies
For the purpose of this study, the following discussion will be primarily focused on the
degradation quantitatively derived from the base leakage in the forward gummel measure-
ments. Mostly, the damage and annealing regions will be identified based on how the
forward gummel base-current evolves with the stress-condition and time. However, corre-
lation with the inverse gummel behavior will be introduced as needed to aid the analysis.
The reaction-diffusion model for hot-carrier induced damage creation (as outlined in
the equation below) during an accelerated reliability test (like mixed-mode stress) can be
broadly defined (simplistically) as a reaction between the generated hot-carrier from the
accelerated stress and a Si-H bond at a oxide-silicon interface, leading to creation of a Si
dangling bond, along with the diffusion of free H atoms (or species) away from the reaction
interface. The reverse reaction can be outlined as the damage annealing process, which will
depend on the presence of a Si dangling bond (or a free trap level) and the diffusion of H
atoms (or species) to the location of the trap interface, and recombining to form a S-H
bond.
Hot −Carrier(HC) + S i − H(bond)
S i − (danglingbond) + H( f ree) (2)
The overall reaction rate (based on forward and reverse reaction rate constants) as given
below is a function of the individual concentrations of the reactants and the products at any





[HC][S i − H]
[S i−][H]
(3)
If the forward reaction is dominant over the reverse reaction, net damage creation hap-
pens in the form of dangling bonds or traps as a function of stress-time. If the reverse
reaction is dominant, annealing of the traps is observed with increasing stress-time. At
any instance of time, both the forward and reverse reactions are operative concurrently
with rates dependent on the device structure, processing steps, device temperature, along
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with concentration of the reactants and products in the reaction model above. One way
device temperature directly plays a dominant role is through the diffusion and transport of
H atoms towards and away from the damage interface, thus controlling the reverse reac-
tion or annealing rate of the damage. In any generalized operating trajectory of the device
on the output plane, either one of the forward or reverse reactions will dominate based on
the hot-carrier concentration at the oxide-silicon interface, concentration of existing dan-
gling bonds or interface traps, and the supply of H atoms for annealing of the traps. The
dominant reaction will lead to a manifestation of net annealing or damage at the oxide-
silicon interfaces as calculated from the forward or inverse gummel plots. A dominant
reverse reaction or resultant annealing requires high concentration of traps and available
H atoms. It is already known that the forward gummel manifests damage/annealing at the
emitter-base spacer oxide-silicon interface, while the reverse gummel is an indicator for
the shallow-trench oxide-silicon interface [52]. The results shown in the following part
is representative of devices in the technology under consideration, and has been verified
on atleast three or more devices for each plot shown. The analysis presented uses trends
and correlation of trends from the accumulated stress sweeps, instead of specific numbers
which can be very sensitive to device-to-device variations. Each accumulated stress-sweep
was performed on a fresh device.
As shown in Fig. 60 for the 200 GHz npn SiGe HBT, three different devices are sub-
jected to constant-voltage accumulated stress sweep as defined in Section 9.2. It is impor-
tant to be reminded here that while M-1 monotonically decreases along the sweep, the de-
vice temperature increases with higher power dissipation. The stress times the devices saw
at each mixed-mode stress point are different (100, 500, and 1000 seconds respectively).
This would lead to different amount of damage creation (or interface trap concentration)
within the devices. However, the location of the observed annealing region boundaries still
remains exactly same for all the three sweeps. This indicates to one single factor which is
common among the three devices at a common stress condition during the sweeps, which is
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the device or junction temperature. It is the device temperature that drives the diffusion of
H atom (or species) towards the interface, leading to strong reverse reaction and annealing
being dominant. It is safe to assume that these devices will show significant self-heating
for the stress conditions required to observe the onset of annealing. When the inverse gum-
mel degradation for the same devices (from Fig. 60) is plotted in Fig. 61, a very close
correlation in the location (stress current) of the annealing region boundaries for all three
sweeps is observed, thereby confirming the assertions from FG results. According to the
R-D model presented earlier, both high concentration of traps and H atoms are needed for
annealing. In this case it is clear that the excess concentration of H species resulting from
the diffusion process drives the reverse reaction to be dominant.
Figure 60: The plots show constant-voltage stress sweep damage (as calculated from the for-
ward gummel of these devices) and annealing on a 200 GHz npn device when undergoing
accumulated mixed-mode stress for (a) 100, (b) 500, and (c) 1000 seconds at each stress condi-
tion. The location of the annealing regions are indicated in each plot (measured on a different
device), indicating the location of the annealing regions on the output plane matches exactly
for each of these devices (as measured at the emitter-base spacer oxide-silicon interface using
forward gummel).
As shown in Fig. 62, two devices were subjected to the constant-current accumulated
stress sweep as defined in Section 9.3. It is important to be reminded that while M-1 or
hot-carrier density monotonically increases along the sweep, the device temperature also
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increases with higher power dissipation. The stress times the devices saw at each mixed-
mode stress points are 100 and 1000 seconds respectively. This would lead to different
amount of damage creation (or interface trap concentration) within the devices. The first
important observation is the fact that both of these plots with same stress conditions but
different stress times show the existence of two distinct annealing regimes during each
sweep. No such concept about the existence of two annealing regions at a specific current
or voltage have been observed for the same devices earlier [52].
Figure 61: The plots show constant-voltage stress sweep damage (as calculated from the in-
verse gummel of the devices in Fig. 60) and annealing on a 200 GHz npn device when under-
going accumulated mixed-mode stress for (a) 100, (b) 500, and (c) 1000 seconds at each stress
condition. The location of the annealing regions are outlined in each plot (measured on a dif-
ferent device), indicating the location of the annealing regions on the output plane matches
up exactly for each of these devices (as measured at the shallow-trench oxide-silicon interface
using reverse gummel).
The onset of the first annealing region (indicated by a red arrow) for the 100 seconds
stress sweep in Fig. 62(a) moves to a lower stress voltage with the 1000 seconds stress
sweep as shown in Fig. 62(b). However, the onset of the second annealing region (indicated
by a green arrow) in Fig. 62(a) moves to a higher stress voltage with the 1000 seconds stress
sweep as shown in Fig. 62(b). Since the device has a higher concentration of traps in Fig.
62(b) at the onset of the first annealing region, it can be safely said that the dominant reverse
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reaction rate in the first annealing region is driven by an excess interface trap concentration.
Once enough traps have been annealed during the stress sweep, and there are much less
number of traps available to be annealed, the reverse reaction rate slows down, leading to
again a dominant forward reaction rate or trap creation process.
Figure 62: The plots show constant-current stress sweep damage (as calculated from the for-
ward gummel of the devices) and annealing on a 200 GHz npn device when undergoing ac-
cumulated mixed-mode stress for (a) 100, and (b) 1000 seconds at each stress condition. The
location of the annealing regions are outlined in each plot (measured on a different device),
indicating the presence of two annealing regions. The location of onset of the two annealing
regions on the output plane moves in opposite directions between these two sweeps, indicating
the presence of two different dominant factors responsible for annealing in each region of the
device.
As the stress sweep moves to a much higher voltage along the sweep, the device heats
up enough with increased power dissipation to create sufficient H atoms to diffuse to the
interface for a dominant reverse reaction, and thus a second annealing region is observed
due to excess H diffusion. Since the 1000 seconds stress creates more damage than the
100 seconds stress, it requires a higher temperature within the device for a high enough
diffusion rate of H atoms reaching the interface to create a dominant reverse reaction rate
for observing annealing. Thus the onset of the second annealing region happens at a higher
102
voltage (or device temperature) for the 1000 second stress sweep compared to the 100
seconds sweep.
In Fig. 63, the constant-current sweep is shown at a much higher current for which there
is significant self-heating even at lower stress voltages. The hot-carrier generation is from
both impact-ionization and auger processes. The onset of the first annealing regime is at
the same voltage for both 100 and 1000 seconds sweeps, indicating a dependence on device
temperature (which controls the H diffusion rate), once there is enough trap concentration
created within the devices during the sweep. The onset of the second annealing region
(green arrow) moves to a lower stress voltage for the 1000 seconds sweep, as a much higher
concentration of traps (which controls the reverse reaction) are created earlier during the
sweep. This is a proof of the fact that the second annealing region in this case is driven by a
critical concentration of traps, possibly because there is already high enough availability of
diffusing H atoms resulting from the high device temperature during the stress condition.
Similar results and trends were observed on lower performance devices ( fT < 50 GHz),
lending further validity to the presented analysis. However, the overall damage and anneal-
ing changes observed for such lower performance devices are much less due to a signifi-
cantly weaker impact-ionization process and lower hot-carrier generation rates, as well as
longer distances the hot-carriers have to propagate to create damage. Overall, these case
studies prove that a dominant net reverse reaction rate (manifested as annealing of hot-
carrier damage) can critically depend on two different important factors as proposed by the
reaction-diffusion criteria for hot-carrier induced damage modeling presented above. First
being the availability of a critical concentration of traps at the beginning of a stress con-
dition, when there are enough H atoms (or species like H2). Second being the availability
of a critical number of H atoms diffusing to the interface traps (diffusion rate is primar-
ily dependent on the device temperature), when there is already enough trap concentration
available at the start of a stress test. Both of these critical cases of reaction kinetics has
been presented and analyzed in details through Figs. 60, 61, 62, 63.
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Figure 63: The plots show constant-current stress sweep damage (as calculated from the for-
ward gummel of the devices) and annealing on a 200 GHz npn device when undergoing ac-
cumulated mixed-mode stress for (a) 100, and (b) 1000 seconds at each stress condition. The
location of the annealing regions are outlined in each plot (measured on a different device),
indicating the presence of two annealing regions. The location of the two annealing regions on
the output plane changes in opposite directions between these two sweeps indicating presence
of two different factors responsible for annealing.
Taken together, this study highlights the most important factors for predictive TCAD
modeling of hot-carrier induced damage and annealing using the R-D formalism. It has
been highlighted earlier that the forward reaction rate can be modeled well in TCAD us-
ing proper models and careful calibration of hot-carrier rates and interface physics [55].
However, for the satisfactory implementation of a net reverse reaction rate or annealing,
accurate modeling of both the rate of hot-carrier generated trap concentration at the inter-
face, as well as the H atom concentrations are required. The H atom concentration driving
the annealing process is dependent on the H diffusion rate which is a strong function of
temperature. Hence, an empirical model for the time dependent H concentration (for a
given process technology and temperature) to fit the annealing data, or a functional model
for the H diffusion near the interface traps would be required for fully predictive TCAD
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implementation of the R-D model for hot-carrier induced damage creation and annealing.
9.5 Summary
This study first highlights the inadequacies in the traditional SOA construction of SiGe
HBTs from traditional dc stress methods, and important factors that needs to be taken
into account (like device geometry, temperature, accelerated stress method, degradation
criterion, etc.) while defining the SOA. New contour methods are proposed to compare
impact-ionization and hot-carrier degradation across the output plane between two devices
from the same technology but with different geometry, or devices with comparable perfor-
mances from different technologies. These tools can be used for device design and relia-
bility optimization during technology development. Circuit designers can use these tools
to implement device geometries with better reliability for a specific topology and target
application, based on the bias trajectory seen during device operation on the output plane.
In the second part of the study, constant-voltage and constant-current accumulated
stress sweeps are used to study validity of the R-D model for hot-carrier generation and
particularly annealing of the hot-carrier induced damage. The two critical factors determin-
ing the annealing (or reverse reaction) rate are validated through the case studies. Overall,
this study provides the first experimental proof reported for the reaction-diffusion model for
annealing in SiGe HBTs, and the critical factors controlling the annealing reaction rates.
This is of significant importance towards the success of TCAD modeling for hot-carrier
reliability on the output plane, particularly in the ongoing effort of using the R-D model as
introduced earlier in Chapter 2.
All these methods can also be combined to develop and calibrate a reliability compact
model, to be further integrated into a circuit design environment, and thus can potentially
lend more flexibility to circuit designers.
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CHAPTER 10
CONCLUSIONS AND FUTURE WORK
The objective of this research work is to investigate and gain new understanding on how
device design couples with both performance scaling and reliability for mixed-signal ap-
plications (RF and analog), and using this knowledge to enhance predictive modeling of
performance and reliability for these devices. These results are tied together with a guiding
theme: to develop a holistic understanding about how the device design factors influence
both performance scaling and reliability. In addition, this work provides methods for using
that knowledge to enable predictive modeling of performance and reliability for mixed-
signal devices in BiCMOS technologies. The preliminary research remains in the device
realm and fill some of the key existing gaps in the understanding of predictive-modeling
for performance scaling and reliability. These results can be further leveraged by engineers
working on research and development of new device technologies to predictively model
both device performance and reliability in an integrated TCAD framework. In this chapter,
the contributions of this dissertation are summarized, and suggestions for future research
are provided.
10.1 Contributions
The contributions of this work can be summarized as follows:
1. Development of an improved optimization strategy and integrated TCAD framework
for predictive modeling of the performance scaling complementary SiGe HBTs. This
includes the first feasibility study of a 200 GHz SiGe HBT and demonstration of a
complementary SiGe HBT Roadmap using TCAD. A method of optimizing comple-
mentary devices for performance matching over a range of bias conditions is also
demonstrated.
2. Identifying factors influencing the predictive nature of the simulated FoM (like output
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conductance) of SiGe HBTs, and verification through experimentation.
3. Predictive-modeling of the reverse-biased emitter-base junction tunneling current
mechanisms in SiGe HBTs and how that couples to performance scaling. Relia-
bility degradation due to tunneling stress and its dependence on performance scaling
is also introduced.
4. Providing insight into the electrothermal constraints arising out of scaling vertical
SiGe HBTs on thick-film SOI, and how that influences the dc and RF SOA of the
device. Conventional and newly proposed measurement techniques are used to study
several dc and RF FoM for the devices.
5. Provides the first experimental proof for the physical mechanisms involved in the
mixed-mode stress damage of pnp SiGe HBTs.
6. Demostration of the best cryogenic performance reported to date of a ”best-of-breed”
npn SiGe HBT, and its comparison with the cryogenic performance of a pnp from the
”best-of-breed” complementary SiGe HBT technology.
7. Proposes new methods to compare impact-ionization coefficient and hot-carrier re-
liability of devices more generally across device technologies or geometries in an
integrated way. In addition, it provides experimental validation of the R-D model for
the mechanisms driving the annealing of hot-carrier damage.
10.2 Future Work
The research work presented in this thesis establishes several interesting opportunities for
future work:
1. Developing experimental comparisons between RF and dc SOA to enable predictive
TCAD modeling of device reliability.
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2. Studying high-temperature performance of “best-of-breed” npn SiGe HBT devices
and comparison with “best-of-breed” complementary SiGe HBTs.
3. Developing more predictive reliability compact models using experiments and TCAD
modeling.
4. Implementation of an annealing model for estimating hot-carrier damage within a
TCAD framework.
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